Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

Added explainations of synthesis variables in README.

Browse Source
This commit is contained in:
Ross Thompson 2022-02-09 18:47:20 -06:00
parent 8a10198d43
commit 829c6ea264
1 changed files with 27 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

27
synthDC/README.md
View File

@ -7,6 +7,33 @@ scripts/synth.tcl.
Example Usage Example Usage
make synth DESIGN=wallypipelinedcore FREQ=300 make synth DESIGN=wallypipelinedcore FREQ=300
environment variables
DESIGN
Design provides the name of the output log. Default is synth.
FREQ
Frequency in Mhz. Default is 500
CONFIG
The wally configuration file. Default is rv32e.
Examples.
rv32e
rv64gc
rv32gc
TECH
The target standard cell library. Default is 130.
90: skywater 90nm tt 25C.
130: skywater 130nm tt 25C.
SAIFPOWER
Controls if power analysis is driven by switching factor or RTL modelsim simulation.
When enabled requires a saif file named power.saif.
Default is 0.
0: switching factor power analysis
1: RTL simulation driven power analysis.
Libraries in .synopsys_dc.setup file Libraries in .synopsys_dc.setup file
set s8lib $timing_lib/sky130_osu_sc_t12/12T_ms/lib set s8lib $timing_lib/sky130_osu_sc_t12/12T_ms/lib