mirror of
https://github.com/openhwgroup/cvw
synced 2025-02-03 10:15:19 +00:00
optimization in uslc
This commit is contained in:
parent
9c95cba865
commit
7dec9cdf21
@ -77,7 +77,8 @@ module fdivsqrtuslc4cmp (
|
||||
always_comb
|
||||
if (SqrtE) begin
|
||||
//if (j1) A = 3'b101;
|
||||
if (Smsbs == 5'b10000) A = 3'b111; // *** can we get rid of SMSBs case?
|
||||
//if (Smsbs == 5'b10000) A = 3'b111; // *** can we get rid of SMSBs case?
|
||||
if (Smsbs[4]) A = 3'b111; // *** can we get rid of SMSBs case?
|
||||
else A = Smsbs[2:0];
|
||||
end else A = Dmsbs;
|
||||
|
||||
|
Loading…
Reference in New Issue
Block a user