Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

Removed UncachedBusRead and UncachedBusWrite

Browse Source
This commit is contained in:
David Harris 2022-08-25 18:24:39 -07:00
parent 845807a329
commit 7cbca2dd22
1 changed files with 3 additions and 12 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

15
pipelined/src/lsu/busfsm.sv
View File

@ -52,11 +52,6 @@ module busfsm #(parameter integer LOGWPL)
output logic BusCommitted, output logic BusCommitted,
output logic BufferCaptureEn); output logic BufferCaptureEn);
logic UnCachedBusRead;
logic UnCachedBusWrite;
logic [2:0] LocalBurstType;
typedef enum logic [2:0] {STATE_BUS_READY, typedef enum logic [2:0] {STATE_BUS_READY,
STATE_BUS_UNCACHED_WRITE, STATE_BUS_UNCACHED_WRITE,
STATE_BUS_UNCACHED_WRITE_DONE, STATE_BUS_UNCACHED_WRITE_DONE,
@ -92,8 +87,6 @@ module busfsm #(parameter integer LOGWPL)
endcase endcase
end end
assign LocalBurstType = 3'b000;
assign HBURST = 3'b0; assign HBURST = 3'b0;
assign BusTransComplete = BusAck; assign BusTransComplete = BusAck;
// Use SEQ if not doing first word, NONSEQ if doing the first read/write, and IDLE if finishing up. // Use SEQ if not doing first word, NONSEQ if doing the first read/write, and IDLE if finishing up.
@ -102,16 +95,14 @@ module busfsm #(parameter integer LOGWPL)
assign BusStall = (BusCurrState == STATE_BUS_READY & ~IgnoreRequest & |RW) | assign BusStall = (BusCurrState == STATE_BUS_READY & ~IgnoreRequest & |RW) |
(BusCurrState == STATE_BUS_UNCACHED_WRITE) | (BusCurrState == STATE_BUS_UNCACHED_WRITE) |
(BusCurrState == STATE_BUS_UNCACHED_READ); (BusCurrState == STATE_BUS_UNCACHED_READ);
assign UnCachedBusWrite = (BusCurrState == STATE_BUS_READY & RW[0] & ~IgnoreRequest) | assign BusWrite = (BusCurrState == STATE_BUS_READY & RW[0] & ~IgnoreRequest) |
(BusCurrState == STATE_BUS_UNCACHED_WRITE); (BusCurrState == STATE_BUS_UNCACHED_WRITE);
assign BusWrite = UnCachedBusWrite;
assign SelBusWord = (BusCurrState == STATE_BUS_READY & RW[0]) | assign SelBusWord = (BusCurrState == STATE_BUS_READY & RW[0]) |
(BusCurrState == STATE_BUS_UNCACHED_WRITE); (BusCurrState == STATE_BUS_UNCACHED_WRITE);
assign UnCachedBusRead = (BusCurrState == STATE_BUS_READY & RW[1] & ~IgnoreRequest) | assign BusRead = (BusCurrState == STATE_BUS_READY & RW[1] & ~IgnoreRequest) |
(BusCurrState == STATE_BUS_UNCACHED_READ); (BusCurrState == STATE_BUS_UNCACHED_READ);
assign BusRead = UnCachedBusRead; assign BufferCaptureEn = BusRead;
assign BufferCaptureEn = UnCachedBusRead;
assign BusCommitted = BusCurrState != STATE_BUS_READY; assign BusCommitted = BusCurrState != STATE_BUS_READY;
endmodule endmodule