mirror of
				https://github.com/openhwgroup/cvw
				synced 2025-02-11 06:05:49 +00:00 
			
		
		
		
	Fixed bug with the compressed immediate generation. Several formats should zero extend.
This commit is contained in:
		
							parent
							
								
									ef55b30e99
								
							
						
					
					
						commit
						79ebc53977
					
				@ -53,10 +53,10 @@ module decompress (
 | 
				
			|||||||
      assign rdp = {2'b01, instr16[4:2]};
 | 
					      assign rdp = {2'b01, instr16[4:2]};
 | 
				
			||||||
      
 | 
					      
 | 
				
			||||||
      // many compressed immediate formats
 | 
					      // many compressed immediate formats
 | 
				
			||||||
      assign immCILSP = {{4{instr16[3]}}, instr16[3:2], instr16[12], instr16[6:4], 2'b00};
 | 
					      assign immCILSP = {4'b0000, instr16[3:2], instr16[12], instr16[6:4], 2'b00};
 | 
				
			||||||
      assign immCILSPD = {{3{instr16[4]}}, instr16[4:2], instr16[12], instr16[6:5], 3'b000};
 | 
					      assign immCILSPD = {3'b000, instr16[4:2], instr16[12], instr16[6:5], 3'b000};
 | 
				
			||||||
      assign immCSS = {{4{instr16[8]}}, instr16[8:7], instr16[12:9], 2'b00};
 | 
					      assign immCSS = {4'b0000, instr16[8:7], instr16[12:9], 2'b00}; 
 | 
				
			||||||
      assign immCSSD = {{3{instr16[9]}}, instr16[9:7], instr16[12:10], 3'b000};
 | 
					      assign immCSSD = {3'b000, instr16[9:7], instr16[12:10], 3'b000}; 
 | 
				
			||||||
      assign immCL = {5'b0, instr16[5], instr16[12:10], instr16[6], 2'b00};
 | 
					      assign immCL = {5'b0, instr16[5], instr16[12:10], instr16[6], 2'b00};
 | 
				
			||||||
      assign immCLD = {4'b0, instr16[6:5], instr16[12:10], 3'b000};
 | 
					      assign immCLD = {4'b0, instr16[6:5], instr16[12:10], 3'b000};
 | 
				
			||||||
      assign immCS = {5'b0, instr16[5], instr16[12:10], instr16[6], 2'b00};
 | 
					      assign immCS = {5'b0, instr16[5], instr16[12:10], instr16[6], 2'b00};
 | 
				
			||||||
@ -175,4 +175,4 @@ module decompress (
 | 
				
			|||||||
     end
 | 
					     end
 | 
				
			||||||
  endgenerate
 | 
					  endgenerate
 | 
				
			||||||
endmodule
 | 
					endmodule
 | 
				
			||||||
    
 | 
					    
 | 
				
			||||||
 | 
				
			|||||||
		Loading…
	
		Reference in New Issue
	
	Block a user