Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-01-23 13:04:28 +00:00
Code Issues Packages Projects Releases Wiki Activity

csh script corrections

Browse Source
This commit is contained in:
Jordan Carlin 2024-06-28 16:13:08 -07:00
parent d876b76911
commit 79870cc910
No known key found for this signature in database
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
site-setup.csh
View File

@ -25,11 +25,11 @@ extend LD_LIBRARY_PATH $RISCV/lib64
extend PATH $RISCV/bin
# Activate riscv-python Virtual Environment
source "$RISCV"/riscv-python/bin/activate
source "$RISCV"/riscv-python/bin/activate.csh
# environment variables needed for RISCV-DV
setenv RISCV_GCC $(which riscv64-unknown-elf-gcc) # Copy this as it is
setenv RISCV_OBJCOPY $(which riscv64-unknown-elf-objcopy) # Copy this as it is
setenv RISCV_GCC `which riscv64-unknown-elf-gcc` # Copy this as it is
setenv RISCV_OBJCOPY `which riscv64-unknown-elf-objcopy` # Copy this as it is
setenv SPIKE_PATH $RISCV/bin # Change this for your path to riscv-isa-sim (spike)
# Verilator needs a larger stack to simulate CORE-V Wally