mirror of
				https://github.com/openhwgroup/cvw
				synced 2025-02-11 06:05:49 +00:00 
			
		
		
		
	Add privileged test cases
This commit is contained in:
		
							parent
							
								
									e878a8bed2
								
							
						
					
					
						commit
						75d9091fe8
					
				@ -163,7 +163,13 @@ string tests64iNOc[] = {
 | 
			
		||||
                      "rv64i/WALLY-BLTU", "5000 ",
 | 
			
		||||
                      "rv64i/WALLY-BLT", "5000",
 | 
			
		||||
                       "rv64i/WALLY-BGE", "5000 ",
 | 
			
		||||
                      "rv64i/WALLY-BGEU", "5000 "
 | 
			
		||||
                      "rv64i/WALLY-BGEU", "5000 ",
 | 
			
		||||
                      "rv64i/WALLY-CSRRW", "4000",
 | 
			
		||||
                      "rv64i/WALLY-CSRRS", "4000",
 | 
			
		||||
                      "rv64i/WALLY-CSRRC", "5000",
 | 
			
		||||
                      "rv64i/WALLY-CSRRWI", "4000",
 | 
			
		||||
                      "rv64i/WALLY-CSRRSI", "4000",
 | 
			
		||||
                      "rv64i/WALLY-CSRRCI", "4000"
 | 
			
		||||
 | 
			
		||||
  };
 | 
			
		||||
string tests32ic[] = '{
 | 
			
		||||
@ -264,7 +270,13 @@ string tests32i[] = {
 | 
			
		||||
                      "rv32i/WALLY-BLTU", "4000 ",
 | 
			
		||||
                      "rv32i/WALLY-BLT", "4000",
 | 
			
		||||
                       "rv32i/WALLY-BGE", "4000 ",
 | 
			
		||||
                      "rv32i/WALLY-BGEU", "4000 "
 | 
			
		||||
                      "rv32i/WALLY-BGEU", "4000 ",
 | 
			
		||||
                      "rv64i/WALLY-CSRRW", "3000",
 | 
			
		||||
                      "rv64i/WALLY-CSRRS", "3000",
 | 
			
		||||
                      "rv64i/WALLY-CSRRC", "4000",
 | 
			
		||||
                      "rv64i/WALLY-CSRRWI", "3000",
 | 
			
		||||
                      "rv64i/WALLY-CSRRSI", "3000",
 | 
			
		||||
                      "rv64i/WALLY-CSRRCI", "3000"
 | 
			
		||||
 | 
			
		||||
};
 | 
			
		||||
  string tests[];
 | 
			
		||||
 | 
			
		||||
							
								
								
									
										194
									
								
								wally-pipelined/testgen/testgen-CSR.py
									
									
									
									
									
										Normal file
									
								
							
							
						
						
									
										194
									
								
								wally-pipelined/testgen/testgen-CSR.py
									
									
									
									
									
										Normal file
									
								
							@ -0,0 +1,194 @@
 | 
			
		||||
#!/usr/bin/python3
 | 
			
		||||
##################################
 | 
			
		||||
# testgen-ADD-SUB.py
 | 
			
		||||
#
 | 
			
		||||
# ushakya@hmc.edu & dottolia@hmc.edu 14 Feb 2021
 | 
			
		||||
#
 | 
			
		||||
# Generate directed and random test vectors for RISC-V Design Validation.
 | 
			
		||||
##################################
 | 
			
		||||
 | 
			
		||||
##################################
 | 
			
		||||
# libraries
 | 
			
		||||
##################################
 | 
			
		||||
from datetime import datetime
 | 
			
		||||
from random import randint 
 | 
			
		||||
from random import seed
 | 
			
		||||
from random import getrandbits
 | 
			
		||||
 | 
			
		||||
##################################
 | 
			
		||||
# functions
 | 
			
		||||
##################################
 | 
			
		||||
 | 
			
		||||
# def computeExpected(a, b, test):
 | 
			
		||||
#   if (test == "ADD"):
 | 
			
		||||
#     return a + b
 | 
			
		||||
#   elif (test == "SUB"):
 | 
			
		||||
#     return a - b
 | 
			
		||||
#   else:
 | 
			
		||||
#     die("bad test name ", test)
 | 
			
		||||
#   #  exit(1)
 | 
			
		||||
 | 
			
		||||
def randRegs():
 | 
			
		||||
  reg1 = randint(1,31)
 | 
			
		||||
  reg2 = randint(1,31)
 | 
			
		||||
  reg3 = randint(1,31)
 | 
			
		||||
  if (reg1 == 6 or reg2 == 6 or reg3 == 6 or reg1 == reg2):
 | 
			
		||||
    return randRegs()
 | 
			
		||||
  else:
 | 
			
		||||
      return reg1, reg2, reg3
 | 
			
		||||
 | 
			
		||||
def writeVector(a, b, storecmd):
 | 
			
		||||
  global testnum
 | 
			
		||||
  #expected = computeExpected(a, b, test)
 | 
			
		||||
  #expected = expected % 2**xlen # drop carry if necessary
 | 
			
		||||
  #if (expected < 0): # take twos complement
 | 
			
		||||
  #  expected = 2**xlen + expected
 | 
			
		||||
  csr = "mscratch"
 | 
			
		||||
 | 
			
		||||
  reg1, reg2, reg3 = randRegs()
 | 
			
		||||
  lines = "\n# Testcase " + str(testnum) + ":  " + csr + "\n"
 | 
			
		||||
  lines = lines + "li x" + str(reg1) + ", MASK_XLEN(" + formatstr.format(a) + ")\n"
 | 
			
		||||
  lines = lines + "li x" + str(reg2) + ", MASK_XLEN(0)\n"
 | 
			
		||||
 | 
			
		||||
  # Page 6 of unpriviledged spec
 | 
			
		||||
  # For both CSRRS and CSRRC, if rs1=x0, then the instruction will not write to the CSR at all, and so shall not cause any of the side effects
 | 
			
		||||
 | 
			
		||||
  expected = a
 | 
			
		||||
 | 
			
		||||
  if test == "csrrw":
 | 
			
		||||
    lines += test + " x" + str(reg2) + ", " + csr + ", x" + str(reg1) + "\n"
 | 
			
		||||
    lines += test + " x" + str(reg2) + ", " + csr + ", x" + str(reg1) + "\n"
 | 
			
		||||
 | 
			
		||||
  elif test == "csrrs": # at some point, try writing a non-zero value first
 | 
			
		||||
    lines += "csrrw x0, " + csr + ", x0\n" # set csr to 0
 | 
			
		||||
 | 
			
		||||
    lines += test + " x" + str(reg2) + ", " + csr + ", x" + str(reg1) + "\n"
 | 
			
		||||
    lines += test + " x" + str(reg2) + ", " + csr + ", x" + str(reg1) + "\n"
 | 
			
		||||
  elif test == "csrrc": # at some point, try writing a non-one value first
 | 
			
		||||
    allOnes = "0xFFFFFFFF" if xlen == 32 else "0xFFFFFFFFFFFFFFFF"
 | 
			
		||||
 | 
			
		||||
    lines += "li x" + str(reg1) + ", MASK_XLEN(" + allOnes + ")\n"
 | 
			
		||||
    lines += "csrrw x0, " + csr + ", x" + str(reg1) + "\n" # set csr to all ones
 | 
			
		||||
 | 
			
		||||
    lines += "li x" + str(reg1) + ", MASK_XLEN(" + formatstr.format(a) + ")\n"
 | 
			
		||||
 | 
			
		||||
    lines += test + " x" + str(reg2) + ", " + csr + ", x" + str(reg1) + "\n"
 | 
			
		||||
    lines += test + " x" + str(reg2) + ", " + csr + ", x" + str(reg1) + "\n"
 | 
			
		||||
 | 
			
		||||
    expected = a ^ 0xFFFFFFFF if xlen == 32 else a ^ 0xFFFFFFFFFFFFFFFF
 | 
			
		||||
  elif test == "csrrwi":
 | 
			
		||||
    a = a & 0x1F # imm is only 5 bits
 | 
			
		||||
 | 
			
		||||
    lines += test + " x" + str(reg2) + ", " + csr + ", " + str(a) + "\n"
 | 
			
		||||
    lines += test + " x" + str(reg2) + ", " + csr + ", " + str(a) + "\n"
 | 
			
		||||
 | 
			
		||||
    expected = a
 | 
			
		||||
  elif test == "csrrsi": # at some point, try writing a non-zero value first
 | 
			
		||||
    a = a & 0x1F
 | 
			
		||||
 | 
			
		||||
    lines += "csrrw x0, " + csr + ", x0\n" # set csr to 0
 | 
			
		||||
 | 
			
		||||
    lines += test + " x" + str(reg2) + ", " + csr + ", " + str(a) + "\n"
 | 
			
		||||
    lines += test + " x" + str(reg2) + ", " + csr + ", " + str(a) + "\n"
 | 
			
		||||
 | 
			
		||||
    expected = a
 | 
			
		||||
  elif test == "csrrci": # at some point, try writing a non-one value first
 | 
			
		||||
    a = a & 0x1F
 | 
			
		||||
    allOnes = "0xFFFFFFFF" if xlen == 32 else "0xFFFFFFFFFFFFFFFF"
 | 
			
		||||
 | 
			
		||||
    lines += "li x" + str(reg1) + ", MASK_XLEN(" + allOnes + ")\n"
 | 
			
		||||
    lines += "csrrw x0, " + csr + ", x" + str(reg1) + "\n" # set csr to all ones
 | 
			
		||||
 | 
			
		||||
    lines += test + " x" + str(reg2) + ", " + csr + ", " + str(a) + "\n"
 | 
			
		||||
    lines += test + " x" + str(reg2) + ", " + csr + ", " + str(a) + "\n"
 | 
			
		||||
 | 
			
		||||
    expected = a ^ 0xFFFFFFFF if xlen == 32 else a ^ 0xFFFFFFFFFFFFFFFF
 | 
			
		||||
 | 
			
		||||
 | 
			
		||||
  lines += storecmd + " x" + str(reg2) + ", " + str(wordsize*testnum) + "(x6)\n"
 | 
			
		||||
  lines += "RVTEST_IO_ASSERT_GPR_EQ(x7, " + str(reg2) +", "+formatstr.format(expected)+")\n"
 | 
			
		||||
  f.write(lines)
 | 
			
		||||
  if (xlen == 32):
 | 
			
		||||
    line = formatrefstr.format(expected)+"\n"
 | 
			
		||||
  else:
 | 
			
		||||
    line = formatrefstr.format(expected % 2**32)+"\n" + formatrefstr.format(expected >> 32) + "\n"
 | 
			
		||||
  r.write(line)
 | 
			
		||||
  testnum = testnum+1
 | 
			
		||||
 | 
			
		||||
##################################
 | 
			
		||||
# main body
 | 
			
		||||
##################################
 | 
			
		||||
 | 
			
		||||
# change these to suite your tests
 | 
			
		||||
# csrrw, csrrs, csrrc, csrrwi, csrrsi, csrrci
 | 
			
		||||
tests = ["csrrw", "csrrs", "csrrc", "csrrwi", "csrrsi", "csrrci"]
 | 
			
		||||
author = "ushakya@hmc.edu & dottolia@hmc.edu"
 | 
			
		||||
xlens = [32, 64]
 | 
			
		||||
numrand = 60;
 | 
			
		||||
 | 
			
		||||
# setup
 | 
			
		||||
seed(0xC365DDEB9173AB42) # make tests reproducible
 | 
			
		||||
 | 
			
		||||
# generate files for each test
 | 
			
		||||
for xlen in xlens:
 | 
			
		||||
  formatstrlen = str(int(xlen/4))
 | 
			
		||||
  formatstr = "0x{:0" + formatstrlen + "x}" # format as xlen-bit hexadecimal number
 | 
			
		||||
  formatrefstr = "{:08x}" # format as xlen-bit hexadecimal number with no leading 0x
 | 
			
		||||
  if (xlen == 32):
 | 
			
		||||
    storecmd = "sw"
 | 
			
		||||
    wordsize = 4
 | 
			
		||||
  else:
 | 
			
		||||
    storecmd = "sd"
 | 
			
		||||
    wordsize = 8
 | 
			
		||||
  for test in tests:
 | 
			
		||||
    corners = [
 | 
			
		||||
      0, 1, 2, 0x1E, 0x1F, 0xFF,
 | 
			
		||||
      0x624B3E976C52DD14 % 2**xlen, 2**(xlen-1)-2, 2**(xlen-1)-1, 
 | 
			
		||||
      2**(xlen-1), 2**(xlen-1)+1, 0xC365DDEB9173AB42 % 2**xlen, 2**(xlen)-2, 2**(xlen)-1
 | 
			
		||||
    ]
 | 
			
		||||
    imperaspath = "../../imperas-riscv-tests/riscv-test-suite/rv" + str(xlen) + "i/"
 | 
			
		||||
    basename = "WALLY-" + test.upper() 
 | 
			
		||||
    fname = imperaspath + "src/" + basename + ".S"
 | 
			
		||||
    refname = imperaspath + "references/" + basename + ".reference_output"
 | 
			
		||||
    testnum = 0
 | 
			
		||||
 | 
			
		||||
    # print custom header part
 | 
			
		||||
    f = open(fname, "w")
 | 
			
		||||
    r = open(refname, "w")
 | 
			
		||||
    line = "///////////////////////////////////////////\n"
 | 
			
		||||
    f.write(line)
 | 
			
		||||
    lines="// "+fname+ "\n// " + author + "\n"
 | 
			
		||||
    f.write(lines)
 | 
			
		||||
    line ="// Created " + str(datetime.now()) 
 | 
			
		||||
    f.write(line)
 | 
			
		||||
 | 
			
		||||
    # insert generic header
 | 
			
		||||
    h = open("testgen_header.S", "r")
 | 
			
		||||
    for line in h:  
 | 
			
		||||
      f.write(line)
 | 
			
		||||
 | 
			
		||||
    # print directed and random test vectors
 | 
			
		||||
    for a in corners:
 | 
			
		||||
      for b in corners:
 | 
			
		||||
        writeVector(a, b, storecmd)
 | 
			
		||||
    for i in range(0,numrand):
 | 
			
		||||
      a = getrandbits(xlen)
 | 
			
		||||
      b = getrandbits(xlen)
 | 
			
		||||
      writeVector(a, b, storecmd)
 | 
			
		||||
 | 
			
		||||
 | 
			
		||||
    # print footer
 | 
			
		||||
    h = open("testgen_footer.S", "r")
 | 
			
		||||
    for line in h:  
 | 
			
		||||
      f.write(line)
 | 
			
		||||
 | 
			
		||||
    # Finish
 | 
			
		||||
    lines = ".fill " + str(testnum) + ", " + str(wordsize) + ", -1\n"
 | 
			
		||||
    lines = lines + "\nRV_COMPLIANCE_DATA_END\n" 
 | 
			
		||||
    f.write(lines)
 | 
			
		||||
    f.close()
 | 
			
		||||
    r.close()
 | 
			
		||||
 | 
			
		||||
 | 
			
		||||
 | 
			
		||||
 | 
			
		||||
		Loading…
	
		Reference in New Issue
	
	Block a user