Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

Added calibration input.

Browse Source 
fixed HRESP duplication.
This commit is contained in:
Ross Thompson 2021-09-11 15:59:27 -05:00
parent 10a3a76fe9
commit 759b45ca36
1 changed files with 4 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
wally-pipelined/src/wally/wallypipelinedsocwrapper.v
View File

@ -53,7 +53,8 @@ module wallypipelinedsocwrapper (
input [31:0] GPIOPinsIn, input [31:0] GPIOPinsIn,
output [31:0] GPIOPinsOut, GPIOPinsEn, output [31:0] GPIOPinsOut, GPIOPinsEn,
input UARTSin, input UARTSin,
output UARTSout output UARTSout,
input ddr4_calib_complete
); );
// to instruction memory *** remove later // to instruction memory *** remove later
@ -61,7 +62,7 @@ module wallypipelinedsocwrapper (
// Uncore signals // Uncore signals
wire [`AHBW-1:0] HRDATA; // from AHB mux in uncore wire [`AHBW-1:0] HRDATA; // from AHB mux in uncore
wire HREADY, HRESP; wire HRESP;
wire [5:0] HSELRegions; wire [5:0] HSELRegions;
wire InstrAccessFaultF, DataAccessFaultM; wire InstrAccessFaultF, DataAccessFaultM;
wire TimerIntM, SwIntM; // from CLINT wire TimerIntM, SwIntM; // from CLINT
@ -76,7 +77,7 @@ module wallypipelinedsocwrapper (
// wrapper for fpga // wrapper for fpga
wallypipelinedsoc wallypipelinedsoc wallypipelinedsoc wallypipelinedsoc
(.clk(clk), (.clk(clk),
.reset(reset), .reset(reset | ~ddr4_calib_complete),
.HRDATAEXT(HRDATAEXT), .HRDATAEXT(HRDATAEXT),
.HREADYEXT(HREADYEXT), .HREADYEXT(HREADYEXT),
.HRESPEXT(HRESPEXT), .HRESPEXT(HRESPEXT),