Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-03 02:05:21 +00:00
Code Issues Packages Projects Releases Wiki Activity

Disabled some features in imperasdv not implemented by Wally

Browse Source
This commit is contained in:
David Harris 2024-10-15 09:09:42 -07:00
parent 150641e5d3
commit 69898f65da
2 changed files with 32 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

18
config/rv32gc/imperas.ic
View File

@ -59,6 +59,24 @@
#--override cpu/instret_undefined=T #--override cpu/instret_undefined=T
#--override cpu/hpmcounter_undefined=T #--override cpu/hpmcounter_undefined=T
# context registers not implemented
--override cpu/scontext_undefined=T
--override cpu/mcontext_undefined=T
# nonratified mnosie register not implemented
--override cpu/mnoise_undefined=T
# mcause and scause only have 4 lsbs of code and 1 msb of interrupt flag
#--override cpu/ecode_mask=0x8000000F # for RV32
--override cpu/ecode_mask=0x800000000000000F # for RV64
# Debug mode not yet supported
--override cpu/debug_mode=none
# Zkr entropy source and seed register not supported.
--override cpu/Zkr=F
--override cpu/reset_address=0x80000000 --override cpu/reset_address=0x80000000
--override cpu/unaligned=F # Zicclsm (should be true) --override cpu/unaligned=F # Zicclsm (should be true)

20
config/rv64gc/imperas.ic
View File

@ -57,15 +57,23 @@
#--override cpu/instret_undefined=T #--override cpu/instret_undefined=T
#--override cpu/hpmcounter_undefined=T #--override cpu/hpmcounter_undefined=T
# context registers not implemented
--override cpu/scontext_undefined=T --override cpu/scontext_undefined=T
--override cpu/mcontext_undefined=T --override cpu/mcontext_undefined=T
# nonratified mnosie register not implemented
--override cpu/mnoise_undefined=T --override cpu/mnoise_undefined=T
# *** how to override other undefined registers: seed, mphmevent, mseccfg, debugger registers
#--override cpu/seed_undefined=T # mcause and scause only have 4 lsbs of code and 1 msb of interrupt flag
#--override mhpmevent3_undefined=T #--override cpu/ecode_mask=0x8000000F # for RV32
#--override cpu/mseccfg_undefined=T --override cpu/ecode_mask=0x800000000000000F # for RV64
#--override cpu/tselect_undefined=T
#--override cpu/tdata1_undefined=T # Debug mode not yet supported
--override cpu/debug_mode=none
# Zkr entropy source and seed register not supported.
--override cpu/Zkr=F
--override cpu/reset_address=0x80000000 --override cpu/reset_address=0x80000000