mirror of
https://github.com/openhwgroup/cvw
synced 2025-02-11 06:05:49 +00:00
Moved order of reading a, b, and result from test vectors file so that result
matches up with inputs a and b
This commit is contained in:
parent
3abc2c0592
commit
5f916d17d2
@ -138,9 +138,10 @@ module testbench;
|
|||||||
if (($signed(diffn) > 1) | ($signed(diffp) > 1)) // check if accurate to 1 ulp
|
if (($signed(diffn) > 1) | ($signed(diffp) > 1)) // check if accurate to 1 ulp
|
||||||
begin
|
begin
|
||||||
errors = errors+1;
|
errors = errors+1;
|
||||||
|
$display("a = %h b = %h result = %h",a,b,correctr);
|
||||||
$display("result was %h, should be %h %h %h\n", result, correctr, diffn, diffp);
|
$display("result was %h, should be %h %h %h\n", result, correctr, diffn, diffp);
|
||||||
|
$display("at fail");
|
||||||
$display("failed\n");
|
$display("failed\n");
|
||||||
$display(testnum);
|
|
||||||
$stop;
|
$stop;
|
||||||
end
|
end
|
||||||
if (a === 64'hxxxxxxxxxxxxxxxx)
|
if (a === 64'hxxxxxxxxxxxxxxxx)
|
||||||
@ -153,12 +154,14 @@ module testbench;
|
|||||||
begin
|
begin
|
||||||
req <= #5 0;
|
req <= #5 0;
|
||||||
correctr = nextr;
|
correctr = nextr;
|
||||||
|
$display("pre increment");
|
||||||
testnum = testnum+1;
|
testnum = testnum+1;
|
||||||
|
a = Vec[`mema];
|
||||||
|
b = Vec[`memb];
|
||||||
Vec = Tests[testnum];
|
Vec = Tests[testnum];
|
||||||
$display("a = %h b = %h result = %h",a,b,nextr);
|
$display("a = %h b = %h result = %h",a,b,nextr);
|
||||||
a = Vec[`mema];
|
|
||||||
b = Vec[`memb];
|
|
||||||
nextr = Vec[`memr];
|
nextr = Vec[`memr];
|
||||||
|
$display("after increment");
|
||||||
end
|
end
|
||||||
end
|
end
|
||||||
|
|
||||||
|
Loading…
Reference in New Issue
Block a user