Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

fdivsqrt post processing simplification

Browse Source
This commit is contained in:
David Harris 2022-12-31 05:36:09 -08:00
parent 6832b9d9f6
commit 5edc925dff
1 changed files with 2 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
pipelined/src/fpu/fdivsqrt/fdivsqrtpostproc.sv
View File

@ -101,7 +101,7 @@ module fdivsqrtpostproc(
if (`IDIV_ON_FPU) begin // Int supported
logic [`DIVBLEN:0] NormShiftM;
logic [`DIVb+3:0] IntQuotM, IntRemM, NormRemM, NormRemDM;
logic [`DIVb+3:0] IntQuotM, IntRemM, NormRemM, NormRemDM, NormQuotM;
assign W = $signed(Sum) >>> `LOGR;
assign DM = {4'b0001, D};
@ -109,6 +109,7 @@ module fdivsqrtpostproc(
// Integer remainder: sticky and sign correction muxes
mux2 #(`DIVb+4) normremdmux(W, W+DM, NegStickyM, NormRemDM);
mux2 #(`DIVb+4) normremsmux(NormRemDM, -NormRemDM, AsM, NormRemM);
mux2 #(`DIVb+4) quotresmux({3'b000, PreQmM}, {3'b111, -PreQmM}, NegQuotM, NormQuotM);
// special case logic
always_comb
@ -123,12 +124,6 @@ module fdivsqrtpostproc(
if (WZeroM) begin
PreIntQuotM = weq0M ? {3'b000, FirstU} : {3'b000, FirstUM};
IntRemM = '0;
/* if (weq0M) begin
PreIntQuotM = {3'b000, FirstU};
end else begin
PreIntQuotM = {3'b000, FirstUM};
IntRemM = '0;
end */
end else begin
PreIntQuotM = {3'b000, PreQmM};
IntRemM = NormRemM;