Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

Waive some synthesis warning messages

Browse Source
This commit is contained in:
David Harris 2022-02-11 00:20:23 +00:00
parent 5fd22caed4
commit 4749941a22
1 changed files with 7 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
synthDC/scripts/synth.tcl
View File

@ -3,6 +3,12 @@
# james.stine@okstate.edu 27 Sep 2015
#
# Ignore unnecessary warnings:
# intraassignment delays for nonblocking assignments are ignored
suppress_message {VER-130}
# statements in initial blocks are ignored
suppress_message {VER-281}
suppress_message {VER-173}
# get outputDir from environment (Makefile)
set outputDir $::env(OUTPUTDIR)
@ -336,5 +342,4 @@ redirect $filename { report_constraint }
set filename [format "%s%s%s%s" $outputDir "/reports/" $my_toplevel "_hier.rep"]
redirect $filename { report_hierarchy }
#Quit
#quit
quit