Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-01-28 23:44:29 +00:00
Code Issues Packages Projects Releases Wiki Activity

busybear: temporarially force rf[5] correct after failure to read CSR

Browse Source
This commit is contained in:
Noah Boorstin 2021-03-22 18:12:41 -04:00
parent 4be19421c4
commit 4160bf50b0
1 changed files with 9 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
wally-pipelined/testbench/testbench-busybear.sv
View File

@ -158,7 +158,7 @@ module testbench_busybear();
scan_file_rf = $fscanf(data_file_rf, "%d\n", regNumExpected); scan_file_rf = $fscanf(data_file_rf, "%d\n", regNumExpected);
scan_file_rf = $fscanf(data_file_rf, "%x\n", regExpected); scan_file_rf = $fscanf(data_file_rf, "%x\n", regExpected);
if (i != regNumExpected) begin if (i != regNumExpected) begin
$display("%0t ps, instr %0d: wrong register changed: %0d, %0d expected", $time, instrs, i, regNumExpected); $display("%0t ps, instr %0d: wrong register changed: %0d, %0d expected to switch to %x from %x", $time, instrs, i, regNumExpected, regExpected, dut.hart.ieu.dp.regf.rf[regNumExpected]);
`ERROR `ERROR
end end
if (~equal(dut.hart.ieu.dp.regf.rf[i],regExpected, 0)) begin if (~equal(dut.hart.ieu.dp.regf.rf[i],regExpected, 0)) begin
@ -206,7 +206,7 @@ module testbench_busybear();
end end
if ((readMask & HRDATA) !== (readMask & dut.HRDATA)) begin if ((readMask & HRDATA) !== (readMask & dut.HRDATA)) begin
if (HADDR inside `BUSYBEAR_FIX_READ) begin if (HADDR inside `BUSYBEAR_FIX_READ) begin
$display("warning %0t ps, instr %0d, adr %0d: forcing HRDATA to expected: %x, %x", $time, instrs, HADDR, HRDATA, dut.HRDATA); //$display("warning %0t ps, instr %0d, adr %0d: forcing HRDATA to expected: %x, %x", $time, instrs, HADDR, HRDATA, dut.HRDATA);
force dut.uncore.HRDATA = HRDATA; force dut.uncore.HRDATA = HRDATA;
#9; #9;
release dut.uncore.HRDATA; release dut.uncore.HRDATA;
@ -327,6 +327,13 @@ module testbench_busybear();
`CHECK_CSR2(STVAL, `CSRS) `CHECK_CSR2(STVAL, `CSRS)
`CHECK_CSR(STVEC) `CHECK_CSR(STVEC)
initial begin //this is temporary until the bug can be fixed!!!
#18909760;
force dut.hart.ieu.dp.regf.rf[5] = 64'h0000000080000004;
#100;
release dut.hart.ieu.dp.regf.rf[5];
end
logic speculative; logic speculative;
initial begin initial begin
speculative = 0; speculative = 0;