Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-08 20:55:18 +00:00
Code Issues Packages Projects Releases Wiki Activity

Updated Makefile

Browse Source
This commit is contained in:
David Harris 2021-12-01 09:06:33 -08:00
parent fcbbb3d198
commit 40acc70e21
1 changed files with 7 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
Makefile
View File

@ -1,8 +1,10 @@
make all: submodules other #make all: submodules other
submodules: addins/riscv-isa-sim addins/riscv-arch-test #make all: submodules other
git pull --recurse-submodules #submodules: addins/riscv-isa-sim addins/riscv-arch-test
# git pull --recurse-submodules
other: #
#other:
make all:
cp -r addins/riscv-isa-sim/arch_test_target/spike/device/rv32i_m/I addins/riscv-isa-sim/arch_test_target/spike/device/rv32i_m/F cp -r addins/riscv-isa-sim/arch_test_target/spike/device/rv32i_m/I addins/riscv-isa-sim/arch_test_target/spike/device/rv32i_m/F
cp -r addins/riscv-isa-sim/arch_test_target/spike/device/rv64i_m/I addins/riscv-isa-sim/arch_test_target/spike/device/rv64i_m/D cp -r addins/riscv-isa-sim/arch_test_target/spike/device/rv64i_m/I addins/riscv-isa-sim/arch_test_target/spike/device/rv64i_m/D
cat addins/riscv-isa-sim/arch_test_target/spike/device/rv32i_m/F/Makefile.include cat addins/riscv-isa-sim/arch_test_target/spike/device/rv32i_m/F/Makefile.include