Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

Linux now boots fpga.

Browse Source
This commit is contained in:
Ross Thompson 2021-10-26 16:49:16 -05:00
parent 81054d9168
commit 400670cb06
3 changed files with 98987 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
wally-pipelined/src/sdc/sd_top.sv
View File

@ -275,6 +275,7 @@ module sd_top #(parameter g_COUNT_WIDTH = 8)
(* mark_debug = "true" *)logic [15:0] r_DAT3_CRC16, r_DAT2_CRC16, r_DAT1_CRC16;
(* mark_debug = "true" *)logic [15:0] r_DAT0_CRC16;
(* mark_debug = "true" *) logic w_IC_EN_Q;
assign w_BLOCK_ADDR = {8'h00, i_BLOCK_ADDR}; // (40 downto 36 are zero since card is 64 GB)
// (35 downto 32 are zero since memeory is only 8GB total)
@ -483,11 +484,18 @@ module sd_top #(parameter g_COUNT_WIDTH = 8)
(.CountIn('0), // No CountIn, only RESET
.CountOut(r_IC_OUT),
.Load(1'b0), // No LOAD, only RESET
.Enable(w_IC_EN),
.Enable(w_IC_EN_Q),
.UpDown(w_IC_UP_DOWN),
.clk(r_G_CLK_SD),
.reset(w_IC_RST));
flopr #(1) w_IC_EN_Q_reg
(.clk(~r_G_CLK_SD),
.reset(a_RST),
.d(w_IC_EN),
.q(w_IC_EN_Q));
// Clock selection
clkdivider #(g_COUNT_WIDTH) slow_clk_divider // Divide 50 MHz to <400 KHz (Initial clock)
(.i_COUNT_IN_MAX(i_COUNT_IN_MAX),

98976
wally-pipelined/src/sdc/tb/ramdisk2.hex
View File

File diff suppressed because it is too large Load Diff

4
wally-pipelined/src/sdc/up_down_counter.sv
View File

@ -35,9 +35,9 @@ module up_down_counter #(parameter integer WIDTH=32)
input logic clk,
input logic reset);
logic [WIDTH-1:0] NextCount;
(* mark_debug = "true" *)logic [WIDTH-1:0] NextCount;
logic [WIDTH-1:0] count_q;
logic [WIDTH-1:0] CountP1;
(* mark_debug = "true" *)logic [WIDTH-1:0] CountP1;
flopenr #(WIDTH) reg1(.clk,
.reset,