Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

rom1p1r code cleanup

Browse Source
This commit is contained in:
David Harris 2023-10-30 19:46:38 -07:00
parent 90a178e31e
commit 3f7c67882f
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/generic/mem/rom1p1r.sv
View File

@ -43,9 +43,9 @@ module rom1p1r #(parameter ADDR_WIDTH = 8,
rom1p1r_128x32 rom1 (.CLK(clk), .CEB(~ce), .A(addr[6:0]), .Q(dout)); rom1p1r_128x32 rom1 (.CLK(clk), .CEB(~ce), .A(addr[6:0]), .Q(dout));
end else begin */ end else begin */
always @ (posedge clk) begin always @ (posedge clk)
if(ce) dout <= ROM[addr]; if(ce) dout <= ROM[addr];
end
// for FPGA, initialize with zero-stage bootloader // for FPGA, initialize with zero-stage bootloader
if(PRELOAD_ENABLED) begin if(PRELOAD_ENABLED) begin