mirror of
https://github.com/openhwgroup/cvw
synced 2025-02-11 06:05:49 +00:00
rom1p1r code cleanup
This commit is contained in:
parent
90a178e31e
commit
3f7c67882f
@ -43,9 +43,9 @@ module rom1p1r #(parameter ADDR_WIDTH = 8,
|
||||
rom1p1r_128x32 rom1 (.CLK(clk), .CEB(~ce), .A(addr[6:0]), .Q(dout));
|
||||
|
||||
end else begin */
|
||||
always @ (posedge clk) begin
|
||||
if(ce) dout <= ROM[addr];
|
||||
end
|
||||
always @ (posedge clk)
|
||||
if(ce) dout <= ROM[addr];
|
||||
|
||||
|
||||
// for FPGA, initialize with zero-stage bootloader
|
||||
if(PRELOAD_ENABLED) begin
|
||||
|
Loading…
Reference in New Issue
Block a user