Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

added extra commands to make dut run work with spike for bit manip tests

Browse Source
This commit is contained in:
Kip Macsai-Goren 2023-02-21 15:26:47 -08:00
parent 66833f15f2
commit 3b50909ab2
1 changed files with 8 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
tests/riscof/spike/riscof_spike.py
View File

@ -105,6 +105,14 @@ class spike(pluginTemplate):
self.isa += 'd' self.isa += 'd'
if "C" in ispec["ISA"]: if "C" in ispec["ISA"]:
self.isa += 'c' self.isa += 'c'
if "Zba" in ispec["ISA"]:
self.isa += '_Zba'
if "Zbb" in ispec["ISA"]:
self.isa += '_Zbb'
if "Zbc" in ispec["ISA"]:
self.isa += '_Zbc'
if "Zbs" in ispec["ISA"]:
self.isa += '_Zbs'
#TODO: The following assumes you are using the riscv-gcc toolchain. If #TODO: The following assumes you are using the riscv-gcc toolchain. If
# not please change appropriately # not please change appropriately