Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

Working toolchain install script for ubuntu.

Browse Source
This commit is contained in:
Ross Thompson 2023-01-21 20:52:58 -06:00
parent 8d6a58f2cf
commit 3667222831
1 changed files with 10 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

20
bin/wally-tool-chain-install.sh
View File

@ -8,10 +8,10 @@ NUM_THREADS=1
sudo mkdir -p $RISCV sudo mkdir -p $RISCV
# UPDATE / UPGRADE # UPDATE / UPGRADE
#apt update apt update
# INSTALL # INSTALL
#apt install -y git gawk make texinfo bison flex build-essential python3 libz-dev libexpat-dev autoconf device-tree-compiler ninja-build libpixman-1-dev build-essential ncurses-base ncurses-bin libncurses5-dev dialog curl wget ftp libgmp-dev apt install -y git gawk make texinfo bison flex build-essential python3 libz-dev libexpat-dev autoconf device-tree-compiler ninja-build libpixman-1-dev build-essential ncurses-base ncurses-bin libncurses5-dev dialog curl wget ftp libgmp-dev
ln -sf /usr/bin/python3 /usr/bin/python # this is unforunate. gcc needs python but it looks specifically for python and not python3 or python2. ln -sf /usr/bin/python3 /usr/bin/python # this is unforunate. gcc needs python but it looks specifically for python and not python3 or python2.
@ -20,7 +20,7 @@ cd $RISCV
git clone https://github.com/riscv/riscv-gnu-toolchain git clone https://github.com/riscv/riscv-gnu-toolchain
cd riscv-gnu-toolchain cd riscv-gnu-toolchain
./configure --prefix=${RISCV} --enable-multilib --with-multilib-generator="rv32e-ilp32e--;rv32i-ilp32--;rv32im-ilp32--;rv32iac-ilp32--;rv32imac-ilp32--;rv32imafc-ilp32f--;rv32imafdc-ilp32d--;rv64i-lp64--;rv64ic-lp64--;rv64iac-lp64--;rv64imac-lp64--;rv64imafdc-lp64d--;rv64im-lp64--;" ./configure --prefix=${RISCV} --enable-multilib --with-multilib-generator="rv32e-ilp32e--;rv32i-ilp32--;rv32im-ilp32--;rv32iac-ilp32--;rv32imac-ilp32--;rv32imafc-ilp32f--;rv32imafdc-ilp32d--;rv64i-lp64--;rv64ic-lp64--;rv64iac-lp64--;rv64imac-lp64--;rv64imafdc-lp64d--;rv64im-lp64--;"
make -j $(NUM_THREADS) make
make install make install
# elf2hex # elf2hex
@ -44,16 +44,16 @@ cd $RISCV
git clone --recurse-submodules https://github.com/qemu/qemu git clone --recurse-submodules https://github.com/qemu/qemu
cd qemu cd qemu
./configure --target-list=riscv64-softmmu --prefix=$RISCV ./configure --target-list=riscv64-softmmu --prefix=$RISCV
make -j $(NUM_THREADS) make
make install make install
# Spike # Spike
cd $RISCV cd $RISCV
git clone https://github.com/riscv-software-src/riscv-isa-sim git clone https://github.com/riscv-software-src/riscv-isa-sim
mkdir riscv-isa-sim/build mkdir -p riscv-isa-sim/build
cd riscv-isa-sim/build cd riscv-isa-sim/build
../configure --prefix=$RISCV --enable-commitlog ../configure --prefix=$RISCV --enable-commitlog
make -j $(NUM_THREADS) make
make install make install
cd ../arch_test_target/spike/device cd ../arch_test_target/spike/device
sed -i 's/--isa=rv32ic/--isa=rv32iac/' rv32i_m/privilege/Makefile.include sed -i 's/--isa=rv32ic/--isa=rv32iac/' rv32i_m/privilege/Makefile.include
@ -66,7 +66,7 @@ git clone https://github.com/Z3Prover/z3.git
cd z3 cd z3
python scripts/mk_make.py python scripts/mk_make.py
cd build cd build
make -j $(NUM_THREADS) make
make install make install
cd ../.. cd ../..
pip3 install chardet==3.0.4 pip3 install chardet==3.0.4
@ -78,9 +78,9 @@ opam install sail -y
eval $(opam config env) eval $(opam config env)
git clone https://github.com/riscv/sail-riscv.git git clone https://github.com/riscv/sail-riscv.git
cd sail-riscv cd sail-riscv
make -j $(NUM_THREADS) make
ARCH=RV32 make -j $(NUM_THREADS) ARCH=RV32 make
ARCH=RV64 make -j $(NUM_THREADS) ARCH=RV64 make
ln -s $RISCV/sail-riscv/c_emulator/riscv_sim_RV64 /usr/bin/riscv_sim_RV64 ln -s $RISCV/sail-riscv/c_emulator/riscv_sim_RV64 /usr/bin/riscv_sim_RV64
ln -s $RISCV/sail-riscv/c_emulator/riscv_sim_RV32 /usr/bin/riscv_sim_RV32 ln -s $RISCV/sail-riscv/c_emulator/riscv_sim_RV32 /usr/bin/riscv_sim_RV32