Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

Fixed spacing

Browse Source
This commit is contained in:
Harshini Srinath 2023-07-30 17:18:25 -07:00 committed by GitHub
parent d88b2fd9c1
commit 36108e4b52
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
src/fpu/fma/fmaexpadd.sv
View File

@ -28,14 +28,14 @@
module fmaexpadd import cvw::*; #(parameter cvw_t P) ( module fmaexpadd import cvw::*; #(parameter cvw_t P) (
input logic [P.NE-1:0] Xe, Ye, // input's exponents input logic [P.NE-1:0] Xe, Ye, // input's exponents
input logic XZero, YZero, // are the inputs zero input logic XZero, YZero, // are the inputs zero
output logic [P.NE+1:0] Pe // product's exponent B^(1023)NE+2 output logic [P.NE+1:0] Pe // product's exponent B^(1023)NE+2
); );
logic PZero; // is the product zero? logic PZero; // is the product zero?
// kill the exponent if the product is zero - either X or Y is 0 // kill the exponent if the product is zero - either X or Y is 0
assign PZero = XZero | YZero; assign PZero = XZero | YZero;
assign Pe = PZero ? '0 : ({2'b0, Xe} + {2'b0, Ye} - {2'b0, (P.NE)'(P.BIAS)}); assign Pe = PZero ? '0 : ({2'b0, Xe} + {2'b0, Ye} - {2'b0, (P.NE)'(P.BIAS)});
endmodule endmodule