mirror of
https://github.com/openhwgroup/cvw
synced 2025-02-11 06:05:49 +00:00
Updated logger to new IClass signal name
This commit is contained in:
parent
28142eff64
commit
312c9c9f55
@ -261,11 +261,11 @@ module loggers import cvw::*; #(parameter cvw_t P,
|
|||||||
$fwrite(file, "BEGIN %s\n", memfilename);
|
$fwrite(file, "BEGIN %s\n", memfilename);
|
||||||
$fwrite(CFIfile, "BEGIN %s\n", memfilename);
|
$fwrite(CFIfile, "BEGIN %s\n", memfilename);
|
||||||
end
|
end
|
||||||
if(dut.core.ifu.InstrClassM[0] & ~dut.core.StallW & ~dut.core.FlushW & dut.core.InstrValidM) begin
|
if(dut.core.ifu.IClassM[0] & ~dut.core.StallW & ~dut.core.FlushW & dut.core.InstrValidM) begin
|
||||||
direction = PCSrcM ? "t" : "n";
|
direction = PCSrcM ? "t" : "n";
|
||||||
$fwrite(file, "%h %s\n", dut.core.PCM, direction);
|
$fwrite(file, "%h %s\n", dut.core.PCM, direction);
|
||||||
end
|
end
|
||||||
if((|dut.core.ifu.InstrClassM) & ~dut.core.StallW & ~dut.core.FlushW & dut.core.InstrValidM) begin
|
if((|dut.core.ifu.IClassM) & ~dut.core.StallW & ~dut.core.FlushW & dut.core.InstrValidM) begin
|
||||||
direction = PCSrcM ? "t" : "n";
|
direction = PCSrcM ? "t" : "n";
|
||||||
$fwrite(CFIfile, "%h %s\n", dut.core.PCM, direction);
|
$fwrite(CFIfile, "%h %s\n", dut.core.PCM, direction);
|
||||||
end
|
end
|
||||||
|
Loading…
Reference in New Issue
Block a user