Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

Replaced funky rewrite call with file removal

Browse Source
This commit is contained in:
slmnemo 2024-04-05 20:59:08 -07:00
parent 37716f1b56
commit 2fcae601a9
1 changed files with 2 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
testbench/testbench.sv
View File

@ -299,7 +299,6 @@ module testbench;
// Find the test vector files and populate the PC to function label converter // Find the test vector files and populate the PC to function label converter
//////////////////////////////////////////////////////////////////////////////// ////////////////////////////////////////////////////////////////////////////////
logic [P.XLEN-1:0] testadr; logic [P.XLEN-1:0] testadr;
integer memFile;
always_comb begin always_comb begin
begin_signature_addr = ProgramAddrLabelArray["begin_signature"]; begin_signature_addr = ProgramAddrLabelArray["begin_signature"];
end_signature_addr = ProgramAddrLabelArray["sig_end_canary"]; end_signature_addr = ProgramAddrLabelArray["sig_end_canary"];
@ -331,8 +330,7 @@ module testbench;
bootmemfilename = {RISCV_DIR, "/linux-testvectors/bootmem.bin"}; bootmemfilename = {RISCV_DIR, "/linux-testvectors/bootmem.bin"};
uartoutfilename = {"logs/",TEST,"_uart.out"}; uartoutfilename = {"logs/",TEST,"_uart.out"};
// Initialize uart output file // Initialize uart output file
memFile = $fopen(uartoutfilename, "w"); // Clear existing values in uartFile $system("rm ",uartoutfilename); // Clear existing values in uartFile
$fclose(memFile);
end end
else memfilename = {pathname, tests[test], ".elf.memfile"}; else memfilename = {pathname, tests[test], ".elf.memfile"};
if (riscofTest) begin if (riscofTest) begin
@ -415,6 +413,7 @@ module testbench;
integer StartIndex; integer StartIndex;
integer EndIndex; integer EndIndex;
integer BaseIndex; integer BaseIndex;
integer memFile;
integer readResult; integer readResult;
if (P.SDC_SUPPORTED) begin if (P.SDC_SUPPORTED) begin
always @(posedge clk) begin always @(posedge clk) begin