Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

Fix HSIZE and HBURST signal widths in PMA checker

Browse Source
This commit is contained in:
Thomas Fleming 2021-04-23 20:11:43 -04:00
parent 09755251bc
commit 288a6d82ce
2 changed files with 5 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
wally-pipelined/src/ebu/pmachecker.sv
View File

@ -29,12 +29,13 @@
module pmachecker ( module pmachecker (
input logic [31:0] HADDR, input logic [31:0] HADDR,
input logic HSIZE, input logic [2:0] HSIZE,
input logic HWRITE, input logic HWRITE,
input logic HBURST, input logic [2:0] HBURST,
input logic Atomic, Execute, Write, Read, input logic Atomic, Execute, Write, Read,
// *** Add pipeline suffixes
output logic Cacheable, Idempotent, AtomicAllowed, output logic Cacheable, Idempotent, AtomicAllowed,
output logic SquashAHBAccess, output logic SquashAHBAccess,

3
wally-pipelined/src/privileged/privileged.sv
View File

@ -56,7 +56,8 @@ module privileged (
// PMA checker signals // PMA checker signals
input logic [31:0] HADDR, input logic [31:0] HADDR,
input logic HSIZE, HWRITE, HBURST, input logic [2:0] HSIZE, HBURST,
input logic HWRITE,
input logic Atomic, Execute, Write, Read, input logic Atomic, Execute, Write, Read,
output logic Cacheable, Idempotent, AtomicAllowed, output logic Cacheable, Idempotent, AtomicAllowed,
output logic SquashAHBAccess, output logic SquashAHBAccess,