Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

fixed sensitivity list on error checking always block, removed useless once and for all

Browse Source
This commit is contained in:
kaveh Pezeshki 2021-02-26 13:41:16 -05:00
parent adadc21fc6
commit 2782ca2480
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
wally-pipelined/testbench/testbench-busybear.sv
View File

@ -204,7 +204,9 @@ module testbench_busybear();
readRAM = bootram[RAMAdr] & readMask; readRAM = bootram[RAMAdr] & readMask;
end end
end end
end
always @(dut.hart.MemRWM[1] or HADDR) begin
if (dut.hart.MemRWM[1]) begin if (dut.hart.MemRWM[1]) begin
if($feof(data_file_memR)) begin if($feof(data_file_memR)) begin
$display("no more memR data to read"); $display("no more memR data to read");
@ -365,7 +367,6 @@ module testbench_busybear();
readPC = RAM[RAMPC] >> PCF[2] * 32; readPC = RAM[RAMPC] >> PCF[2] * 32;
end end
$write(""); // I know this does nothing, the first instruction doesn't load for me without it
if (PCF >= 'h1000 && PCF <= 'h2FFF) begin if (PCF >= 'h1000 && PCF <= 'h2FFF) begin
readPC = bootram[RAMPC] >> PCF[2] * 32; readPC = bootram[RAMPC] >> PCF[2] * 32;
end end