Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

Added note about strange vivado behavior not inferring block ram.

Browse Source
This commit is contained in:
Ross Thompson 2023-04-06 15:09:35 -05:00
parent d121364997
commit 270b3371f1
1 changed files with 9 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/generic/mem/ram1p1rwe.sv
View File

@ -68,6 +68,8 @@ module ram1p1rwe #(parameter DEPTH=64, WIDTH=44) (
// READ first SRAM model // READ first SRAM model
// *************************************************************************** // ***************************************************************************
end else begin: ram end else begin: ram
// *** Vivado is not implementing this as block ram for some reason.
// The version with byte write enables it correctly infers block ram.
integer i; integer i;
// Read // Read
@ -82,7 +84,6 @@ module ram1p1rwe #(parameter DEPTH=64, WIDTH=44) (
// Write divided into part for bytes and part for extra msbs // Write divided into part for bytes and part for extra msbs
// Questa sim version 2022.3_2 does not allow multiple drivers for RAM when using always_ff. // Questa sim version 2022.3_2 does not allow multiple drivers for RAM when using always_ff.
// Therefore these always blocks use the older always @(posedge clk) // Therefore these always blocks use the older always @(posedge clk)
if(WIDTH >= 8)
always @(posedge clk) always @(posedge clk)
// coverage off // coverage off
// ce only goes low when cachefsm is in READY state and Flush is asserted. // ce only goes low when cachefsm is in READY state and Flush is asserted.
@ -91,6 +92,5 @@ module ram1p1rwe #(parameter DEPTH=64, WIDTH=44) (
if (ce & we) if (ce & we)
// coverage on // coverage on
RAM[addr] <= #1 din; RAM[addr] <= #1 din;
end
endmodule endmodule