Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

Change DC script to not do a full synthesis but partial synthesis until I configure to be more optimized

Browse Source
This commit is contained in:
James Stine 2022-01-30 21:02:41 -06:00
parent af8aa56a67
commit 2405454c85
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
synthDC/scripts/synth.tcl
View File

@ -110,7 +110,7 @@ set filename [format "%s%s%s" "unmapped/" $my_toplevel ".ddc"]
write_file -format ddc -hierarchy -o $filename write_file -format ddc -hierarchy -o $filename
# Compile statements - either compile or compile_ultra # Compile statements - either compile or compile_ultra
compile -scan -incr -map_effort low # compile -scan -incr -map_effort low
# compile_ultra -no_seq_output_inversion -no_boundary_optimization # compile_ultra -no_seq_output_inversion -no_boundary_optimization
# Eliminate need for assign statements (yuck!) # Eliminate need for assign statements (yuck!)