mirror of
https://github.com/openhwgroup/cvw
synced 2025-02-11 06:05:49 +00:00
updated pma tests to match simpler test library. They don't pass regression yet
This commit is contained in:
Kip Macsai-Goren
parent
cc47b419be
commit
1db58744b0
File diff suppressed because it is too large
Load Diff
@ -2,7 +2,7 @@
|
|||||||
//
|
//
|
||||||
// WALLY-PMA
|
// WALLY-PMA
|
||||||
//
|
//
|
||||||
// Author: Kip Macsai-Goren <kmacsaigoren@g.hmc.edu> (Copied heavily from SV48 test).
|
// Author: Kip Macsai-Goren <kmacsaigoren@g.hmc.edu>
|
||||||
//
|
//
|
||||||
// Created 2021-06-15
|
// Created 2021-06-15
|
||||||
//
|
//
|
||||||
@ -40,25 +40,109 @@
|
|||||||
# ---------------------------------------------------------------------------------------------
|
# ---------------------------------------------------------------------------------------------
|
||||||
|
|
||||||
# =========== test 12.3.2.1 PMAs: Memory Access Size, Type protection test ===========
|
# =========== test 12.3.2.1 PMAs: Memory Access Size, Type protection test ===========
|
||||||
# Tests memory load, store, and /* *** execute? */ permissions based on table 12.3 in the *** riscv book, copied below
|
# Tests memory load, store, and execute permissions based on table 12.3 in the *** riscv book, copied below
|
||||||
|
|
||||||
# Test 12.3.2.1.1 check enabled devices
|
# | Region | Base Address | Read widths | R | W | X | Cacheable | Idempotent | Atomic |
|
||||||
# | Region | Read widths | R | W | X | Cacheable | Idempotent | Atomic |
|
# | ROM | 0x1000 | Any | YES | NO | YES | YES | NO | NO |
|
||||||
.8byte 0x1000, 0x0, 0xB # | ROM | Any | YES | NO | YES | YES | NO | NO | # *** Impossible to write? how am I supposed to put a known value in ROM to read out?
|
# | CLINT | 0x2000000 | Any | YES | YES | NO | NO | NO | NO |
|
||||||
.8byte 0x2000000, 0x0, 0xB # | CLINT | Any | YES | YES | NO | NO | NO | NO |
|
# | PLIC | 0xC000000 | 32-bit | YES | YES | NO | NO | NO | NO |
|
||||||
.8byte 0xC000000, 0x0, 0xB # | PLIC | 32-bit | YES | YES | NO | NO | NO | NO |
|
# | UART0 | 0x10000000 | 8-bit | YES | YES | NO | NO | NO | NO |
|
||||||
.8byte 0x10000000, 0x0, 0xB # | UART0 | 8-bit | YES | YES | NO | NO | NO | NO |
|
# | GPIO | 0x1012000 | 32-bit | YES | YES | NO | NO | NO | NO |
|
||||||
.8byte 0x20000000, 0x0, 0xB # | GPIO | 32-bit | YES | YES | NO | NO | NO | NO |
|
# | DRAM | 0x80000000 | Any | YES | YES | YES | YES | YES | YES |
|
||||||
.8byte 0x800F0000, 0x0, 0xB # | DRAM | Any | YES | YES | YES | YES | YES | YES |
|
|
||||||
# *** the dram one has a little offset so we don't accidentally write over the code of this test.
|
|
||||||
|
|
||||||
# Test 12.3.2.1.2 Check Regions with no enabled device fail all
|
# ************** Cacheable, Idempotent, Atomic tests are not implemented yet.
|
||||||
.8byte 0x0000, 0x0, 0xC
|
|
||||||
.8byte 0x3000, 0x0, 0xC
|
# ----------------- ROM ---------------------
|
||||||
.8byte 0x4000000, 0x0, 0xC
|
# *** the rom is read only and these read tests depend on reading a known value out of memory.
|
||||||
.8byte 0xE0000000, 0x0, 0xC
|
# Is there some guaranteed value that I can read out of the ROM
|
||||||
.8byte 0x12000000, 0x0, 0xC
|
# otherwise the read test can be modified to just check that the read happened,
|
||||||
.8byte 0xA0000000, 0x0, 0xC
|
# not necessarily that it got a known value out of memory. This feels hacky and Id be interested in other options.
|
||||||
|
|
||||||
|
# .8byte 0x1000, 0x0000DEADBEEF0000, 0x0 # 64-bit write: store access fault
|
||||||
|
# .8byte 0x1000, 0x0000DEADBEEF0000, 0x1 # 64-bit read: success
|
||||||
|
# .8byte 0x1000, 0x0000DEADBEEF0001, 0x11 # 32-bit write: store access fault
|
||||||
|
# .8byte 0x1000, 0x0000DEADBEEF0001, 0x14 # 32-bit read: success
|
||||||
|
# .8byte 0x1000, 0x0000DEADBEEF0002, 0x12 # 16-bit write: store access fault
|
||||||
|
# .8byte 0x1000, 0x0000DEADBEEF0002, 0x15 # 16-bit read: success
|
||||||
|
# .8byte 0x1000, 0x0000DEADBEEF0003, 0x13 # 08-bit write: store access fault
|
||||||
|
# .8byte 0x1000, 0x0000DEADBEEF0003, 0x16 # 08-bit read: success
|
||||||
|
|
||||||
|
# # *** similar problem with the execute tests. Impossible to write the needed executable code into rom once the program's running
|
||||||
|
# .8byte 0x1000, 0x111, 0x2 # execute: success
|
||||||
|
|
||||||
|
# ----------------- CLINT ---------------------
|
||||||
|
|
||||||
|
.8byte 0x2000000, 0x0000DEADBEEF00B4, 0x0 # 64-bit write: success
|
||||||
|
.8byte 0x2000000, 0x0000DEADBEEF00B4, 0x1 # 64-bit read: success
|
||||||
|
.8byte 0x2000000, 0x0000DEADBEEF00B5, 0x11 # 32-bit write: success
|
||||||
|
.8byte 0x2000000, 0x0000DEADBEEF00B5, 0x14 # 32-bit read: success
|
||||||
|
.8byte 0x2000000, 0x0000DEADBEEF00B6, 0x12 # 16-bit write: success
|
||||||
|
.8byte 0x2000000, 0x0000DEADBEEF00B6, 0x15 # 16-bit read: success
|
||||||
|
.8byte 0x2000000, 0x0000DEADBEEF00B7, 0x13 # 08-bit write: success
|
||||||
|
.8byte 0x2000000, 0x0000DEADBEEF00B7, 0x16 # 08-bit read: success
|
||||||
|
|
||||||
|
.8byte 0x2000000, 0xbad, 0x2 # execute: instruction access fault
|
||||||
|
|
||||||
|
# ----------------- PLIC ---------------------
|
||||||
|
|
||||||
|
.8byte 0xC000000, 0x0000DEADBEEF00B8, 0x0 # 64-bit write: store access fault
|
||||||
|
.8byte 0xC000000, 0x0000DEADBEEF00B8, 0x1 # 64-bit read: load access fault
|
||||||
|
.8byte 0xC000000, 0x0000DEADBEEF00B9, 0x11 # 32-bit write: success
|
||||||
|
.8byte 0xC000000, 0x0000DEADBEEF00B9, 0x14 # 32-bit read: success
|
||||||
|
.8byte 0xC000000, 0x0000DEADBEEF00BA, 0x12 # 16-bit write: store access fault
|
||||||
|
.8byte 0xC000000, 0x0000DEADBEEF00BA, 0x15 # 16-bit read: load access fault
|
||||||
|
.8byte 0xC000000, 0x0000DEADBEEF00BB, 0x13 # 08-bit write: store access fault
|
||||||
|
.8byte 0xC000000, 0x0000DEADBEEF00BB, 0x16 # 08-bit read: load access fault
|
||||||
|
|
||||||
|
.8byte 0xC000000, 0xbad, 0x2 # execute: instruction access fault
|
||||||
|
|
||||||
|
# ----------------- UART0 ---------------------
|
||||||
|
|
||||||
|
.8byte 0x10000000, 0x0000DEADBEEF00BC, 0x0 # 64-bit write: store access fault
|
||||||
|
.8byte 0x10000000, 0x0000DEADBEEF00BC, 0x1 # 64-bit read: load access fault
|
||||||
|
.8byte 0x10000000, 0x0000DEADBEEF00BD, 0x11 # 32-bit write: store access fault
|
||||||
|
.8byte 0x10000000, 0x0000DEADBEEF00BD, 0x14 # 32-bit read: load access fault
|
||||||
|
.8byte 0x10000000, 0x0000DEADBEEF00BE, 0x12 # 16-bit write: store access fault
|
||||||
|
.8byte 0x10000000, 0x0000DEADBEEF00BE, 0x15 # 16-bit read: load access fault
|
||||||
|
.8byte 0x10000000, 0x0000DEADBEEF00BF, 0x13 # 08-bit write: success
|
||||||
|
.8byte 0x10000000, 0x0000DEADBEEF00BF, 0x16 # 08-bit read: success
|
||||||
|
|
||||||
|
.8byte 0x10000000, 0xbad, 0x2 # execute: instruction access fault
|
||||||
|
|
||||||
|
# ----------------- GPIO ---------------------
|
||||||
|
|
||||||
|
.8byte 0x1012000, 0x0000DEADBEEF00C0, 0x0 # 64-bit write: store access fault
|
||||||
|
.8byte 0x1012000, 0x0000DEADBEEF00C0, 0x1 # 64-bit read: load access fault
|
||||||
|
.8byte 0x1012000, 0x0000DEADBEEF00C1, 0x11 # 32-bit write: success
|
||||||
|
.8byte 0x1012000, 0x0000DEADBEEF00C1, 0x14 # 32-bit read: success
|
||||||
|
.8byte 0x1012000, 0x0000DEADBEEF00C2, 0x12 # 16-bit write: store access fault
|
||||||
|
.8byte 0x1012000, 0x0000DEADBEEF00C2, 0x15 # 16-bit read: load access fault
|
||||||
|
.8byte 0x1012000, 0x0000DEADBEEF00C3, 0x13 # 08-bit write: store access fault
|
||||||
|
.8byte 0x1012000, 0x0000DEADBEEF00C3, 0x16 # 08-bit read: load access fault
|
||||||
|
|
||||||
|
.8byte 0x1012000, 0xbad, 0x2 # execute: instruction access fault
|
||||||
|
|
||||||
|
# ----------------- DRAM ---------------------
|
||||||
|
|
||||||
|
# the following is already tested by the fact that this test runs without error:
|
||||||
|
# 64 bit reads and writes into DRAM,
|
||||||
|
# Execution in DRAM
|
||||||
|
# offset by 0xf000 to avoid overwriting the program
|
||||||
|
.8byte 0x8000F000, 0x0000DEADBEEF00C4, 0x11 # 32-bit write: success
|
||||||
|
.8byte 0x8000F000, 0x0000DEADBEEF00C4, 0x14 # 32-bit read: success
|
||||||
|
.8byte 0x8000F000, 0x0000DEADBEEF00C5, 0x12 # 16-bit write: success
|
||||||
|
.8byte 0x8000F000, 0x0000DEADBEEF00C5, 0x15 # 16-bit read: success
|
||||||
|
.8byte 0x8000F000, 0x0000DEADBEEF00C6, 0x13 # 08-bit write: success
|
||||||
|
.8byte 0x8000F000, 0x0000DEADBEEF00C6, 0x16 # 08-bit read: success
|
||||||
|
|
||||||
|
# ----------------- Inaccessible ---------------------
|
||||||
|
|
||||||
|
# show that load, store, and jalr cause faults in a region not defined by PMAs.
|
||||||
|
# *** should I go through every possible inaccessible region of memory or is one just fine?
|
||||||
|
|
||||||
|
.8byte 0xD000000, 0x0000DEADBEEF00C7, 0x0 # 64-bit write: store access fault
|
||||||
|
.8byte 0xD000000, 0x0000DEADBEEF00C7, 0x1 # 64-bit read: load access fault
|
||||||
|
.8byte 0x1000, 0x111, 0x2 # execute: instruction access fault
|
||||||
|
|
||||||
.8byte 0x0, 0x0, 0x3 // terminate tests
|
.8byte 0x0, 0x0, 0x3 // terminate tests
|
||||||
|
|
||||||
|
|||||||
Loading…
Reference in New Issue
Block a user