mirror of
				https://github.com/openhwgroup/cvw
				synced 2025-02-11 06:05:49 +00:00 
			
		
		
		
	Removed unused weq0M register fron fdivsqrtpostproc
This commit is contained in:
		
							parent
							
								
									58c58a1a8a
								
							
						
					
					
						commit
						1af99c7aee
					
				@ -49,7 +49,7 @@ module fdivsqrtpostproc(
 | 
				
			|||||||
  logic [`DIVb+3:0] W, Sum, DM;
 | 
					  logic [`DIVb+3:0] W, Sum, DM;
 | 
				
			||||||
  logic [`DIVb:0] PreQmM;
 | 
					  logic [`DIVb:0] PreQmM;
 | 
				
			||||||
  logic NegStickyM;
 | 
					  logic NegStickyM;
 | 
				
			||||||
  logic weq0E, weq0M, WZeroM;
 | 
					  logic weq0E, WZeroM;
 | 
				
			||||||
  logic [`XLEN-1:0] IntDivResultM;
 | 
					  logic [`XLEN-1:0] IntDivResultM;
 | 
				
			||||||
 | 
					
 | 
				
			||||||
  //////////////////////////
 | 
					  //////////////////////////
 | 
				
			||||||
@ -81,7 +81,6 @@ module fdivsqrtpostproc(
 | 
				
			|||||||
  //////////////////////////
 | 
					  //////////////////////////
 | 
				
			||||||
 
 | 
					 
 | 
				
			||||||
  flopenr #(1) WZeroMReg(clk, reset, ~StallM, WZeroE, WZeroM);
 | 
					  flopenr #(1) WZeroMReg(clk, reset, ~StallM, WZeroE, WZeroM);
 | 
				
			||||||
  flopenr #(1) WeqZeroMReg(clk, reset, ~StallM, weq0E, weq0M);
 | 
					 | 
				
			||||||
 | 
					
 | 
				
			||||||
  //////////////////////////
 | 
					  //////////////////////////
 | 
				
			||||||
  // Memory Stage: Postprocessing
 | 
					  // Memory Stage: Postprocessing
 | 
				
			||||||
 | 
				
			|||||||
		Loading…
	
		Reference in New Issue
	
	Block a user