mirror of
				https://github.com/openhwgroup/cvw
				synced 2025-02-11 06:05:49 +00:00 
			
		
		
		
	Added comments to PLIC about likely bug
This commit is contained in:
		
							parent
							
								
									abfd935e06
								
							
						
					
					
						commit
						1a356312b2
					
				@ -176,8 +176,8 @@ module plic (
 | 
			
		||||
  end
 | 
			
		||||
 | 
			
		||||
  // pending interrupt requests
 | 
			
		||||
  //assign nextIntPending = (intPending | requests) & ~intInProgress;
 | 
			
		||||
  assign nextIntPending = requests;
 | 
			
		||||
  //assign nextIntPending = (intPending | requests) & ~intInProgress; // 
 | 
			
		||||
  assign nextIntPending = requests; // DH: RT made this change May 2022, but it seems to be a bug to not consider intInProgress; see May 23, 2022 slack discussion
 | 
			
		||||
  flopr #(`N) intPendingFlop(HCLK,~HRESETn,nextIntPending,intPending);
 | 
			
		||||
 | 
			
		||||
  // context-dependent signals
 | 
			
		||||
 | 
			
		||||
		Loading…
	
		Reference in New Issue
	
	Block a user