mirror of
				https://github.com/openhwgroup/cvw
				synced 2025-02-11 06:05:49 +00:00 
			
		
		
		
	Debugging bus interface.
This commit is contained in:
		
							parent
							
								
									2357f5513b
								
							
						
					
					
						commit
						183a2dcfb5
					
				| @ -110,6 +110,7 @@ module ahblite ( | ||||
|     if (MemReadM) NextAdrState = MEMREAD; | ||||
|     else if (MemWriteM) NextAdrState = MEMWRITE; | ||||
|     else if (InstrReadF) NextAdrState = INSTRREAD; | ||||
| //    else if (1) NextAdrState = INSTRREAD; // dm 2/9/2021 testing
 | ||||
|     else NextAdrState = IDLE; | ||||
|    | ||||
|   // Generate acknowledges based on bus state and ready
 | ||||
| @ -159,8 +160,10 @@ module ahblite ( | ||||
|     else InstrState <= NextInstrState;*/ | ||||
| 
 | ||||
|   assign NextInstrState = (InstrState == 0 && MemState == 0 && (~MemReadM  && ~MemWriteM && InstrReadF)) ||  | ||||
|                           (InstrState == 1 && ~InstrAckD) || | ||||
|                           (InstrState == 1 && ResolveBranchD); // dh 2/8/2021 fixing 
 | ||||
|                           (InstrState == 1 && ~InstrAckD)  || | ||||
|                           (InstrState == 1 && ResolveBranchD); // dh 2/8/2021 fixing; delete this later 
 | ||||
| /*  assign NextInstrState = (InstrState == 0 && MemState == 0 && (~MemReadM  && ~MemWriteM)) ||  | ||||
|                           (InstrState == 1 && ~InstrAckD);  // *** removed InstrReadF above dh 2/9/20 */
 | ||||
|   assign InstrStall = NextInstrState | MemState | NextMemState; // *** check this, explain better
 | ||||
|   // temporarily turn off stalls and check it works
 | ||||
|   //assign DataStall = 0;
 | ||||
|  | ||||
| @ -61,7 +61,7 @@ module hazard( | ||||
|   assign StallDCause = LoadStallD;                       // stall in decode if instruction is a load dependent on previous
 | ||||
|   assign StallECause = 0; | ||||
|   assign StallMCause = 0; // sDataStall; // not yet used***
 | ||||
|   assign StallWCause = DataStall; | ||||
|   assign StallWCause = DataStall; // | InstrStall;
 | ||||
| 
 | ||||
|   // Each stage stalls if the next stage is stalled or there is a cause to stall this stage.
 | ||||
|   assign StallF = StallD | StallFCause; | ||||
|  | ||||
| @ -75,6 +75,7 @@ string tests64iNOc[] = { | ||||
|                      "rv64i/I-MISALIGN_JMP-01","2000" | ||||
|   }; | ||||
|  string tests64i[] = '{                  | ||||
|                      "rv64i/I-ENDIANESS-01", "2010", | ||||
|                      "rv64i/I-ADD-01", "3000", | ||||
|                      "rv64i/I-ADDI-01", "3000", | ||||
|                      "rv64i/I-ADDIW-01", "3000", | ||||
|  | ||||
		Loading…
	
		Reference in New Issue
	
	Block a user