mirror of
https://github.com/openhwgroup/cvw
synced 2025-02-11 06:05:49 +00:00
Removed unused signals
This commit is contained in:
parent
7197a6de44
commit
1495305045
@ -55,13 +55,11 @@ module fdivsqrt(
|
|||||||
|
|
||||||
logic [`DIVb+3:0] NextWSN, NextWCN;
|
logic [`DIVb+3:0] NextWSN, NextWCN;
|
||||||
logic [`DIVb+3:0] WS, WC;
|
logic [`DIVb+3:0] WS, WC;
|
||||||
logic [`DIVb+3:0] StickyWSA;
|
|
||||||
logic [`DIVb:0] X;
|
logic [`DIVb:0] X;
|
||||||
logic [`DIVN-2:0] D; // U0.N-1
|
logic [`DIVN-2:0] D; // U0.N-1
|
||||||
logic [`DIVN-2:0] Dpreproc;
|
logic [`DIVN-2:0] Dpreproc;
|
||||||
logic [`DIVb:0] FirstS, FirstSM, FirstQ, FirstQM;
|
logic [`DIVb:0] FirstS, FirstSM, FirstQ, FirstQM;
|
||||||
logic [`DIVb-1:0] FirstC;
|
logic [`DIVb-1:0] FirstC;
|
||||||
logic NegSticky;
|
|
||||||
logic Firstqn;
|
logic Firstqn;
|
||||||
logic WZero;
|
logic WZero;
|
||||||
|
|
||||||
|
Loading…
Reference in New Issue
Block a user