mirror of
https://github.com/openhwgroup/cvw
synced 2025-01-23 04:54:29 +00:00
Updated CoreMark benchmark to default to rv32 for better numbers
This commit is contained in:
parent
1d555cdbc3
commit
0ff478d2a1
@ -5,7 +5,7 @@
|
||||
PORT_DIR = $(CURDIR)/riscv64-baremetal
|
||||
cmbase= $(WALLY)/addins/coremark
|
||||
work_dir= $(WALLY)/benchmarks/coremark/work
|
||||
XLEN ?=64
|
||||
XLEN ?=32
|
||||
sources=$(cmbase)/core_main.c $(cmbase)/core_list_join.c $(cmbase)/coremark.h \
|
||||
$(cmbase)/core_matrix.c $(cmbase)/core_state.c $(cmbase)/core_util.c \
|
||||
$(PORT_DIR)/core_portme.h $(PORT_DIR)/core_portme.c $(PORT_DIR)/core_portme.mak \
|
||||
@ -29,7 +29,6 @@ all: $(work_dir)/coremark.bare.riscv.elf.memfile
|
||||
|
||||
run:
|
||||
time wsim rv$(XLEN)gc coremark 2>&1 | tee $(work_dir)/coremark.sim.log
|
||||
#(cd ../../sim && (time vsim -c -do "do wally-batch.do rv$(XLEN)gc coremark" 2>&1 | tee $(work_dir)/coremark.sim.log))
|
||||
|
||||
$(work_dir)/coremark.bare.riscv.elf.memfile: $(work_dir)/coremark.bare.riscv
|
||||
riscv64-unknown-elf-objdump -D $< > $<.elf.objdump
|
||||
|
Loading…
Reference in New Issue
Block a user