Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

simplify plic logic

Browse Source
This commit is contained in:
bbracker 2022-03-31 13:46:24 -07:00
parent 69a0f6e00b
commit 0f7e995055
1 changed files with 1 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
pipelined/src/uncore/plic.sv
View File

@ -176,11 +176,7 @@ module plic (
end end
// pending interrupt requests // pending interrupt requests
assign nextIntPending = assign nextIntPending = (intPending | requests) & ~intInProgress;
(intPending | // existing pending requests
(requests & ~intInProgress)) & // assert new requests (if they aren't already being serviced)
~({`N{((entry == 24'h200004) & memread)}} << (intClaim[0]-1)) & // deassert requests that just completed
~({`N{((entry == 24'h201004) & memread)}} << (intClaim[1]-1));
flopr #(`N) intPendingFlop(HCLK,~HRESETn,nextIntPending,intPending); flopr #(`N) intPendingFlop(HCLK,~HRESETn,nextIntPending,intPending);
// context-dependent signals // context-dependent signals