mirror of
https://github.com/openhwgroup/cvw
synced 2025-02-03 02:05:21 +00:00
Fixed riscof scripts that were removing zicsr from compiler misa
This commit is contained in:
parent
cd7816ff32
commit
0cc8f9fd15
@ -94,7 +94,8 @@ class sail_cSim(pluginTemplate):
|
|||||||
|
|
||||||
execute = "@cd "+testentry['work_dir']+";"
|
execute = "@cd "+testentry['work_dir']+";"
|
||||||
|
|
||||||
cmd = self.compile_cmd.format(testentry['isa'].lower().replace('zicsr', ' ', 1), self.xlen) + ' ' + test + ' -o ' + elf
|
# cmd = self.compile_cmd.format(testentry['isa'].lower().replace('zicsr', ' ', 1), self.xlen) + ' ' + test + ' -o ' + elf
|
||||||
|
cmd = self.compile_cmd.format(testentry['isa'].lower(), self.xlen) + ' ' + test + ' -o ' + elf
|
||||||
compile_cmd = cmd + ' -D' + " -D".join(testentry['macros'])
|
compile_cmd = cmd + ' -D' + " -D".join(testentry['macros'])
|
||||||
execute+=compile_cmd+";"
|
execute+=compile_cmd+";"
|
||||||
|
|
||||||
|
@ -159,7 +159,8 @@ class spike(pluginTemplate):
|
|||||||
|
|
||||||
# substitute all variables in the compile command that we created in the initialize
|
# substitute all variables in the compile command that we created in the initialize
|
||||||
# function
|
# function
|
||||||
cmd = self.compile_cmd.format(testentry['isa'].lower().replace('zicsr', ' ', 2), self.xlen, test, elf, compile_macros)
|
# cmd = self.compile_cmd.format(testentry['isa'].lower().replace('zicsr', ' ', 2), self.xlen, test, elf, compile_macros)
|
||||||
|
cmd = self.compile_cmd.format(testentry['isa'].lower(), self.xlen, test, elf, compile_macros)
|
||||||
|
|
||||||
# if the user wants to disable running the tests and only compile the tests, then
|
# if the user wants to disable running the tests and only compile the tests, then
|
||||||
# the "else" clause is executed below assigning the sim command to simple no action
|
# the "else" clause is executed below assigning the sim command to simple no action
|
||||||
|
Loading…
Reference in New Issue
Block a user