Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

In the process of updating coremark.RV64I program to work with Dr. Harris's perl script. Commiting to make it easier to switch branches

Browse Source
This commit is contained in:
Teo Ene 2021-03-04 01:27:05 -06:00
parent 6031269de8
commit 08a7f6ec25
2 changed files with 12 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
wally-pipelined/config/coremark/wally-config.vh
View File

@ -56,8 +56,7 @@
`define MEM_VIRTMEM 0 `define MEM_VIRTMEM 0
// Address space // Address space
//`define RESET_VECTOR 64'h0000000080000000 `define RESET_VECTOR 64'h0000000080000000
`define RESET_VECTOR 64'h0000000000000000
// Bus Interface width // Bus Interface width
`define AHBW 64 `define AHBW 64
@ -66,8 +65,8 @@
// Peripheral memory space extends from BASE to BASE+RANGE // Peripheral memory space extends from BASE to BASE+RANGE
// Range should be a thermometer code with 0's in the upper bits and 1s in the lower bits // Range should be a thermometer code with 0's in the upper bits and 1s in the lower bits
`define TIMBASE 32'h00000000 `define TIMBASE 32'h80000000
`define TIMRANGE 32'h0007FFFF `define TIMRANGE 32'h00007FFF
`define CLINTBASE 32'h02000000 `define CLINTBASE 32'h02000000
`define CLINTRANGE 32'h0000FFFF `define CLINTRANGE 32'h0000FFFF
`define GPIOBASE 32'h10012000 `define GPIOBASE 32'h10012000

14
wally-pipelined/regression/wally-coremark.do
View File

@ -76,7 +76,7 @@ add wave /testbench/InstrWName
#add wave -hex /testbench/dut/hart/ieu/dp/SrcBE #add wave -hex /testbench/dut/hart/ieu/dp/SrcBE
#add wave -hex /testbench/dut/hart/ieu/dp/ALUResultE #add wave -hex /testbench/dut/hart/ieu/dp/ALUResultE
#add wave /testbench/dut/hart/ieu/dp/PCSrcE #add wave /testbench/dut/hart/ieu/dp/PCSrcE
add wave -divider Regfile add wave -divider Regfile_signals
#add wave /testbench/dut/uncore/dtim/memwrite #add wave /testbench/dut/uncore/dtim/memwrite
#add wave -hex /testbench/dut/uncore/HADDR #add wave -hex /testbench/dut/uncore/HADDR
#add wave -hex /testbench/dut/uncore/HWDATA #add wave -hex /testbench/dut/uncore/HWDATA
@ -86,11 +86,14 @@ add wave -divider Regfile
#add wave /testbench/dut/hart/ieu/dp/RegWriteW #add wave /testbench/dut/hart/ieu/dp/RegWriteW
#add wave -hex /testbench/dut/hart/ieu/dp/ResultW #add wave -hex /testbench/dut/hart/ieu/dp/ResultW
#add wave -hex /testbench/dut/hart/ieu/dp/RdW #add wave -hex /testbench/dut/hart/ieu/dp/RdW
#add wave -hex -r /testbench/*
add wave -hex -r /testbench/dut/hart/ieu/dp/regf/* add wave -hex -r /testbench/dut/hart/ieu/dp/regf/*
add wave -divider Regfile_itself
add wave -hex -r /testbench/dut/hart/ieu/dp/regf/rf
add wave -divider RAM
add wave -hex -r /testbench/dut/uncore/dtim/RAM
add wave -divider Misc add wave -divider Misc
add wave -divider add wave -divider
#add wave -hex -r /testbench/dut/uncore/dtim/RAM add wave -hex -r /testbench/*
-- Set Wave Output Items -- Set Wave Output Items
TreeUpdate [SetDefaultTree] TreeUpdate [SetDefaultTree]
@ -106,6 +109,7 @@ configure wave -childrowmargin 2
set DefaultRadix hexadecimal set DefaultRadix hexadecimal
-- Run the Simulation -- Run the Simulation
#run 3000 #run 7402000
run -all run 2780
#run -all
#quit #quit