Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-03 02:05:21 +00:00
Code Issues Packages Projects Releases Wiki Activity

Fixed the CacheHit logger bug.

Browse Source
This commit is contained in:
Rose Thompson 2024-03-28 13:40:01 -05:00
parent 6e37977c8f
commit 081cf5be55
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
testbench/common/loggers.sv
View File

@ -153,7 +153,7 @@ module loggers import cvw::*; #(parameter cvw_t P,
end end
string AccessTypeString, HitMissString; string AccessTypeString, HitMissString;
always @(*) begin always @(*) begin
HitMissString = dut.core.ifu.bus.icache.icache.CacheHit ? "H" : HitMissString = dut.core.ifu.bus.icache.icache.Hit ? "H" :
dut.core.ifu.bus.icache.icache.vict.cacheLRU.AllValid ? "E" : "M"; dut.core.ifu.bus.icache.icache.vict.cacheLRU.AllValid ? "E" : "M";
end end
always @(posedge clk) begin always @(posedge clk) begin
@ -178,7 +178,7 @@ module loggers import cvw::*; #(parameter cvw_t P,
flop #(1) ResetDReg(clk, reset, resetD); flop #(1) ResetDReg(clk, reset, resetD);
assign resetEdge = ~reset & resetD; assign resetEdge = ~reset & resetD;
always @(*) begin always @(*) begin
HitMissString = dut.core.lsu.bus.dcache.dcache.CacheHit ? "H" : HitMissString = dut.core.lsu.bus.dcache.dcache.Hit ? "H" :
(!dut.core.lsu.bus.dcache.dcache.vict.cacheLRU.AllValid) ? "M" : (!dut.core.lsu.bus.dcache.dcache.vict.cacheLRU.AllValid) ? "M" :
dut.core.lsu.bus.dcache.dcache.LineDirty ? "D" : "E"; dut.core.lsu.bus.dcache.dcache.LineDirty ? "D" : "E";
AccessTypeString = dut.core.lsu.bus.dcache.FlushDCache ? "F" : AccessTypeString = dut.core.lsu.bus.dcache.FlushDCache ? "F" :