Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

Removed unnecessary display statement from testbench for DTIM versions

Browse Source
This commit is contained in:
David Harris 2024-10-26 02:12:43 -07:00
parent e618596e52
commit 0555e58afe
1 changed files with 0 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
testbench/testbench.sv
View File

@ -540,7 +540,6 @@ module testbench;
always @(posedge clk) begin always @(posedge clk) begin
if (LoadMem) begin if (LoadMem) begin
$readmemh(memfilename, dut.core.lsu.dtim.dtim.ram.ram.RAM); $readmemh(memfilename, dut.core.lsu.dtim.dtim.ram.ram.RAM);
$display("Read memfile %s", memfilename);
end end
if (CopyRAM) begin if (CopyRAM) begin
LogXLEN = (1 + P.XLEN/32); // 2 for rv32 and 3 for rv64 LogXLEN = (1 + P.XLEN/32); // 2 for rv32 and 3 for rv64