mirror of
https://github.com/openhwgroup/cvw
synced 2025-02-11 06:05:49 +00:00
Update header with correct author and description.
This commit is contained in:
parent
4fc7516694
commit
047922365a
@ -1,10 +1,9 @@
|
||||
///////////////////////////////////////////
|
||||
// tlbGP.S
|
||||
//
|
||||
// Written: mmendozamanriquez@hmc.edu 4 April 2023
|
||||
// nlimpert@hmc.edu
|
||||
// Written: Rose Thompson rose@rosethompson.net
|
||||
//
|
||||
// Purpose: Create Page tables and access gigapages
|
||||
// Purpose: Create a page table with misaligned load and store access. Checks TLB misses prevent misaligned load/store fault.
|
||||
//
|
||||
// A component of the CORE-V-WALLY configurable RISC-V project.
|
||||
// https://github.com/openhwgroup/cvw
|
||||
|
Loading…
Reference in New Issue
Block a user