Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

light cleanup

Browse Source
This commit is contained in:
Kip Macsai-Goren 2022-02-06 02:05:42 +00:00
parent c5b6f49b2f
commit 04197273f6
3 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
tests/wally-riscv-arch-test/riscv-test-suite/rv64i_m/privilege/src/WALLY-PMP.S
View File

@ -72,7 +72,7 @@
.8byte 0x0, 0x0018FF0C0009001F, write_pmpcfg_0 # attempt to edit only pmp5cfg (pmpcfg0[47:40]) after lockout. .8byte 0x0, 0x0018FF0C0009001F, write_pmpcfg_0 # attempt to edit only pmp5cfg (pmpcfg0[47:40]) after lockout.
# instruction ignored, output is 0x0018900C0009001F, NOT 0x0018FF0C0009001F # instruction ignored, output is 0x0018900C0009001F, NOT 0x0018FF0C0009001F
.8byte 0x5, 0xFFFFFFFF, write_pmpaddr_5 # attempt to edit pmpaddr5 after lockout. .8byte 0x5, 0xFFFFFFFF, write_pmpaddr_5 # attempt to edit pmpaddr5 after lockout.
# instruction ignored, output is 0x80100300, NOT 0xFFFFFFFF # instruction ignored, output is 0x200400c0, NOT 0xFFFFFFFF
# Test 12.3.2.2.2 Machine mode access # Test 12.3.2.2.2 Machine mode access

4
tests/wally-riscv-arch-test/riscv-test-suite/rv64i_m/privilege/src/WALLY-TEST-MACROS-64.h
View File

@ -478,9 +478,9 @@ begin_test: // label here to jump to so we dont go through the trap handler befo
csrwi \CSR\(), 0xA // Attempt to write a 'random' value to the CSR csrwi \CSR\(), 0xA // Attempt to write a 'random' value to the CSR
csrr x30, \CSR csrr x30, \CSR
bne x30, x29, 1f // 1f represents write_access bne x30, x29, 1f // 1f represents write_access
li x30, 0x11 // Write succeeded, violating read only permissions. li x30, 0x11 // Write failed, confirming read only permissions.
j 2f // j r_access_end j 2f // j r_access_end
1: // w_access (test failed) 1: // w_access (write succeeded, violating read-only)
li x30, 0xBAD li x30, 0xBAD
2: // r_access end 2: // r_access end
sd x30, 0(x6) sd x30, 0(x6)

2
tests/wally-riscv-arch-test/riscv-test-suite/rv64i_m/privilege/src/WALLY-minfo-01.S
View File

@ -25,7 +25,7 @@
INIT_TESTS INIT_TESTS
// Test 5.2.3.1: tersting Read-only access to Machine info CSRs // Test 5.2.3.1: testing Read-only access to Machine info CSRs
csr_r_access mvendorid csr_r_access mvendorid
csr_r_access marchid csr_r_access marchid