mirror of
https://github.com/openhwgroup/cvw
synced 2025-02-11 06:05:49 +00:00
More nightly regression cases; not all are passing
This commit is contained in:
parent
111f592613
commit
03fc8e8ef6
@ -171,10 +171,49 @@ if (nightly):
|
|||||||
["tlb16_rv32gc", ["wally32priv"]],
|
["tlb16_rv32gc", ["wally32priv"]],
|
||||||
["tlb2_rv64gc", ["wally64priv"]],
|
["tlb2_rv64gc", ["wally64priv"]],
|
||||||
["tlb16_rv64gc", ["wally64priv"]],
|
["tlb16_rv64gc", ["wally64priv"]],
|
||||||
["way_1_4096_512_rv64gc", ["arch64i", "arch64a"]],
|
["way_1_4096_512_rv32gc", ["arch32i"]],
|
||||||
|
["way_2_4096_512_rv32gc", ["arch32i"]],
|
||||||
|
["way_8_4096_512_rv32gc", ["arch32i"]],
|
||||||
|
["way_4_2048_512_rv32gc", ["arch32i"]],
|
||||||
|
["way_4_4096_256_rv32gc", ["arch32i"]],
|
||||||
|
["way_4_4096_1024_rv32gc", ["arch32i"]],
|
||||||
|
["way_1_4096_512_rv64gc", ["arch64i"]],
|
||||||
["way_2_4096_512_rv64gc", ["arch64i"]],
|
["way_2_4096_512_rv64gc", ["arch64i"]],
|
||||||
["way_8_4096_512_rv64gc", ["arch64i"]],
|
["way_8_4096_512_rv64gc", ["arch64i"]],
|
||||||
|
["way_4_2048_512_rv64gc", ["arch64i"]],
|
||||||
|
["way_4_4096_256_rv64gc", ["arch64i"]],
|
||||||
|
["way_4_4096_1024_rv64gc", ["arch64i"]],
|
||||||
|
|
||||||
|
["ram_0_0_rv64gc", ["ahb"]],
|
||||||
|
["ram_1_0_rv64gc", ["ahb"]],
|
||||||
|
["ram_1_1_rv64gc", ["ahb"]],
|
||||||
|
["ram_2_0_rv64gc", ["ahb"]],
|
||||||
|
["ram_2_1_rv64gc", ["ahb"]],
|
||||||
|
|
||||||
["div_2_1_rv32gc", ["arch32f_divsqrt", "arch32d_divsqrt", "arch32m"]],
|
["div_2_1_rv32gc", ["arch32f_divsqrt", "arch32d_divsqrt", "arch32m"]],
|
||||||
|
["div_2_1i_rv32gc", ["arch32f_divsqrt", "arch32d_divsqrt", "arch32m"]],
|
||||||
|
["div_2_2_rv32gc", ["arch32f_divsqrt", "arch32d_divsqrt", "arch32m"]],
|
||||||
|
["div_2_2i_rv32gc", ["arch32f_divsqrt", "arch32d_divsqrt", "arch32m"]],
|
||||||
|
["div_2_4_rv32gc", ["arch32f_divsqrt", "arch32d_divsqrt", "arch32m"]],
|
||||||
|
["div_2_4i_rv32gc", ["arch32f_divsqrt", "arch32d_divsqrt", "arch32m"]],
|
||||||
|
["div_4_1_rv32gc", ["arch32f_divsqrt", "arch32d_divsqrt", "arch32m"]],
|
||||||
|
["div_4_1i_rv32gc", ["arch32f_divsqrt", "arch32d_divsqrt", "arch32m"]],
|
||||||
|
["div_4_2_rv32gc", ["arch32f_divsqrt", "arch32d_divsqrt", "arch32m"]],
|
||||||
|
["div_4_2i_rv32gc", ["arch32f_divsqrt", "arch32d_divsqrt", "arch32m"]],
|
||||||
|
["div_4_4_rv32gc", ["arch32f_divsqrt", "arch32d_divsqrt", "arch32m"]],
|
||||||
|
["div_4_4i_rv32gc", ["arch32f_divsqrt", "arch32d_divsqrt", "arch32m"]],
|
||||||
|
["div_2_1_rv64gc", ["arch64f_divsqrt", "arch64d_divsqrt", "arch64m"]],
|
||||||
|
["div_2_1i_rv64gc", ["arch64f_divsqrt", "arch64d_divsqrt", "arch64m"]],
|
||||||
|
["div_2_2_rv64gc", ["arch64f_divsqrt", "arch64d_divsqrt", "arch64m"]],
|
||||||
|
["div_2_2i_rv64gc", ["arch64f_divsqrt", "arch64d_divsqrt", "arch64m"]],
|
||||||
|
["div_2_4_rv64gc", ["arch64f_divsqrt", "arch64d_divsqrt", "arch64m"]],
|
||||||
|
["div_2_4i_rv64gc", ["arch64f_divsqrt", "arch64d_divsqrt", "arch64m"]],
|
||||||
|
["div_4_1_rv64gc", ["arch64f_divsqrt", "arch64d_divsqrt", "arch64m"]],
|
||||||
|
["div_4_1i_rv64gc", ["arch64f_divsqrt", "arch64d_divsqrt", "arch64m"]],
|
||||||
|
["div_4_2_rv64gc", ["arch64f_divsqrt", "arch64d_divsqrt", "arch64m"]],
|
||||||
|
["div_4_2i_rv64gc", ["arch64f_divsqrt", "arch64d_divsqrt", "arch64m"]],
|
||||||
|
["div_4_4_rv64gc", ["arch64f_divsqrt", "arch64d_divsqrt", "arch64m"]],
|
||||||
|
["div_4_4i_rv64gc", ["arch64f_divsqrt", "arch64d_divsqrt", "arch64m"]],
|
||||||
|
|
||||||
]
|
]
|
||||||
for test in derivconfigtests:
|
for test in derivconfigtests:
|
||||||
|
Loading…
Reference in New Issue
Block a user