mirror of
https://github.com/openhwgroup/cvw
synced 2025-02-11 06:05:49 +00:00
Lint fixes for no priv mode configs
This commit is contained in:
parent
47e67e99ff
commit
032de34dbd
@ -259,6 +259,8 @@ module csr import cvw::*; #(parameter cvw_t P) (
|
||||
assign SCOUNTEREN_REGW = '0;
|
||||
assign SATP_REGW = '0;
|
||||
assign IllegalCSRSAccessM = 1'b1;
|
||||
assign STimerInt = '0;
|
||||
assign SENVCFG_REGW = '0;
|
||||
end
|
||||
|
||||
// Floating Point CSRs in User Mode only needed if Floating Point is supported
|
||||
|
@ -73,6 +73,7 @@ module csri import cvw::*; #(parameter cvw_t P) (
|
||||
assign MIP_WRITE_MASK = 12'h000;
|
||||
assign SIP_WRITE_MASK = 12'h000;
|
||||
assign MIE_WRITE_MASK = 12'h888;
|
||||
assign STIP = '0;
|
||||
end
|
||||
always_ff @(posedge clk)
|
||||
if (reset) MIP_REGW_writeable <= 12'b0;
|
||||
|
@ -195,6 +195,9 @@ module csrm import cvw::*; #(parameter cvw_t P) (
|
||||
flopenr #(P.XLEN) MENVCFGHreg(clk, reset, WriteMENVCFGHM, MENVCFG_WriteValM[63:32], MENVCFG_REGW[63:32]);
|
||||
assign MENVCFGH_REGW = MENVCFG_REGW[63:32];
|
||||
end
|
||||
end else begin
|
||||
assign MENVCFG_REGW = '0;
|
||||
assign MENVCFGH_REGW = '0;
|
||||
end
|
||||
|
||||
// Read machine mode CSRs
|
||||
|
Loading…
Reference in New Issue
Block a user