Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

I know what is wrong now. The ethernet device IP is not correctly generating the mii nibble stream. Some nibbles are dropped in each 4-byte word.

Browse Source 
The default input interface to the interface is 8-bit and I used 32-bit.  I suspect there is a bug in the implementation for non-8-bit interfaces.
This commit is contained in:
Ross Thompson 2024-06-18 07:44:19 -07:00
parent 93829ce509
commit 00e0549c36
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
src/rvvi/packetizer.sv
View File

@ -100,7 +100,8 @@ module packetizer import cvw::*; #(parameter cvw_t P,
// at 20MHz 250 ms is 250e-3 / (1/20e6) = 5,000,000. // at 20MHz 250 ms is 250e-3 / (1/20e6) = 5,000,000.
counter #(32) rstcounter(m_axi_aclk, RstCountRst, RstCountEn, RstCount); counter #(32) rstcounter(m_axi_aclk, RstCountRst, RstCountEn, RstCount);
assign CountFlag = RstCount == 32'd100000000; assign CountFlag = RstCount == 32'd100000000;
assign DelayFlag = RstCount == 32'd200; //assign DelayFlag = RstCount == 32'd200;
assign DelayFlag = RstCount == 32'd0;
flopenr #(187+(3*P.XLEN) + MAX_CSRS*(P.XLEN+12)) rvvireg(m_axi_aclk, ~m_axi_aresetn, valid, rvvi, rvviDelay); flopenr #(187+(3*P.XLEN) + MAX_CSRS*(P.XLEN+12)) rvvireg(m_axi_aclk, ~m_axi_aresetn, valid, rvvi, rvviDelay);