Github_Repos/cvw
1
0
Fork 1
mirror of https://github.com/openhwgroup/cvw synced 2025-02-11 06:05:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

Minor optimization to cache replacement.

Browse Source
This commit is contained in:
Ross Thompson 2022-01-06 17:19:14 -06:00
parent e1db967417
commit 008ac20a43
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
pipelined/src/cache/cache.sv vendored
View File

@ -147,7 +147,7 @@ module cache #(parameter integer LINELEN,
cachereplacementpolicy(.clk, .reset, cachereplacementpolicy(.clk, .reset,
.WayHit, .WayHit,
.VictimWay, .VictimWay,
.PAdr(PAdr[INDEXLEN+OFFSETLEN-1:OFFSETLEN]), .PAdr(NoTranAdr[INDEXLEN+OFFSETLEN-1:OFFSETLEN]),
.RAdr, .RAdr,
.LRUWriteEn); .LRUWriteEn);
end else begin:vict end else begin:vict
@ -197,7 +197,7 @@ module cache #(parameter integer LINELEN,
assign SRAMLineWayWriteEnable = SRAMLineWriteEnable ? VictimWay : '0; assign SRAMLineWayWriteEnable = SRAMLineWriteEnable ? VictimWay : '0;
mux2 #(NUMWAYS) WriteEnableMux(.d0(SRAMWordWriteEnable ? WayHit : '0), mux2 #(NUMWAYS) WriteEnableMux(.d0(SRAMWordWriteEnable ? WayHit : '0),
.d1(SRAMLineWayWriteEnable), .d1(VictimWay),
.s(SRAMLineWriteEnable), .s(SRAMLineWriteEnable),
.y(SRAMWayWriteEnable)); .y(SRAMWayWriteEnable));