cvw/examples/verilog/fulladder/sim-fulladder-batch

2 lines
31 B
Plaintext
Raw Normal View History

2022-01-10 16:15:05 +00:00
vsim -c -do fulladder-batch.do